What's Really Behind the Adoption of eFPGA?
By Andy Jaros, VP of Flex Logix
System companies are taking a more proactive role in codesigning their hardware and software roadmaps, so it’s no surprise that they are also driving the adoption of embedded FPGAs (eFPGA.)
But why and why has it taken so long?
Today, most system companies leverage FPGAs to offload intensive compute workloads from the main processor or provide broader IO capability than any packaged ASIC can support. In these examples, the FPGA is used to connect any hard wired accelerator to the ASIC processor subsystem or facilitates the connection between the ASIC and the system’s bus. By definition, the FPGA is universal as it is a blank programmable fabric regardless if it’s from Intel, Xilinx, Lattice, etc., which makes it invaluable to system companies who can’t get the functionality they really need or want from their semiconductor partner. Plus, they get the added benefit that they don’t have to share their proprietary circuitry with their semiconductor partner or other companies in the supply chain.
To read the full article, click here
Related Semiconductor IP
- eFPGA IP — Flexible Reconfigurable Logic Acceleration Core
- Radiation-Hardened eFPGA
- eFPGA Hard IP Generator
- eFPGA Soft IP
- eFPGA on GlobalFoundries GF12LPP
Related Articles
- The Future of Embedded FPGAs - eFPGA: The Proof is in the Tape Out
- eFPGA Saved Us Millions of Dollars. It Can Do the Same for You
- Seven Key Advantages of Implementing eFPGA with Soft IP vs. Hard IP
- Unlocking the Power of Digital Twins in ASICs with Adaptable eFPGA Hardware
Latest Articles
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection
- BitFair: A 12nm Bit-Serial CNN Accelerator with Learnable Early Termination and Adaptive Bit Ordering for Ultra-Low-Power XR Vision
- A Flexible Sparsity-Aware FPGA Accelerator with Column-Wise Compression for Efficient CNN Inference
- Reducing Instruction-Fetch Energy in RISC-V for Embedded AI Processing via Dynamic and Static Loop Caching
- SPARC: Automated Root-Cause Analysis of Pre-Silicon Power Side-Channel Leakage in the Processor Design Flow