A short primer on instruction set architecture
by Imen Baili , Menta
EDN (April 13, 2021)
In computer science, an instruction set architecture (ISA) is an abstract model of a computer. It’s also referred to as architecture or computer architecture. Moreover, a central processing unit (CPU), a venue of realization of an ISA, is called an implementation. An ISA specifies the behavior of machine code running on implementations of that ISA in a fashion that does not depend on the microarchitecture providing binary compatibility between implementations.
An ISA can be extended by adding instructions or other capabilities or adding support for larger addresses and data values. An implementation of the extended ISA will still be able to execute machine code for versions of the ISA without those extensions. Machine code using those extensions will only run on the implementations that support those extensions.
To read the full article, click here
Related Semiconductor IP
- eFPGA on GlobalFoundries GF12LPP
- eFPGA IP — Flexible Reconfigurable Logic Acceleration Core
- Heterogeneous eFPGA architecture with LUTs, DSPs, and BRAMs on GlobalFoundries GF12LP
- eFPGA on GlobalFoundries GF12LP
- eFPGA Hard IP Generator
Related Articles
- IC design: A short primer on the formal methods-based verification
- SoCs: Supporting Socketization -> Ready, set, reuse: A socketization primer
- Development and use of an Instruction Set Simulator of 68000-compatible processor core
- Dynamic instruction set load-in method for Java SoC
Latest Articles
- Croc: Training the Next Generation Chip Designers on Domain-Specific End-to-End Open Source Silicon
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety