A consumer reports methodology for IP
Piyush Sancheti, Atrenta
EETimes (5/7/2013 10:54 AM EDT)
As an SoC designer, you’re probably frustrated by how IP (3rd party and internal) can hinder your design getting to tapeout. After all, IP is supposed to be the cure-all for increasingly-complex SoC designs, right? However, it’s turned into a sometimes endless, difficult series of IP fixes. Why?
The answer is simple – it’s all about quality. Let’s think about this: the quality of today’s IP varies widely. SoC designers never know whether they will be able to use an IP block in multiple designs or if they will have a problem designing an IP block into just one design. SoC designers need better IP quality! They need a system to check the overall quality of the delivered IP, similar to a Consumer Reports analysis. And this analysis should enforce a quality standard so that the consumer has confidence that an IP block won't require difficult and time-consuming tweaks and fixes to work in the target design.
To ensure IP quality, design projects need to create such a Consumer Reports methodology. How do we get there? Here are some suggestions.
To read the full article, click here
Related Semiconductor IP
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
Related Articles
- CAST Provides a Functional Safety RISC-V Processor IP for Microchip FPGAs
- Formal-based methodology cuts digital design IP verification time
- VLSI Physical Design Methodology for ASIC Development with a Flavor of IP Hardening
- Integrating VESA DSC and MIPI DSI in a System-on-Chip (SoC): Addressing Design Challenges and Leveraging Arasan IP Portfolio
Latest Articles
- SCENIC: Stream Computation-Enhanced SmartNIC
- Agentic AI-based Coverage Closure for Formal Verification
- Microarchitectural Co-Optimization for Sustained Throughput of RISC-V Multi-Lane Chaining Vector Processors
- RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification
- Emulation-based System-on-Chip Security Verification: Challenges and Opportunities