When it comes to IP, caveat emptor, panel says
| EE Times: When it comes to IP, caveat emptor, panel says | |||
| Brian Fuller (10/13/2005 11:54 PM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=172300952 | |||
| SANTA CLARA, Calif. Intellectual property buyers must be forewarned and forearmed before they dive into purchasing IP cores, a panel of industry experts insisted Thursday (Oct. 13). "Please kick your vendor's tires," said Harmel Sangha, director, CoreWare IP marketing for LSI Logic Corp. (Milpitas, Calif.) The panel, held at the Denali Memcon event here, was moderated by EE Times Semiconductor Editor Ron Wilson, who is managing the newspaper's | |||
| - - | |||
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- The IP double standard: Why is it OK to pay for innovation in a product, but not when innovation is the product?
- Google Open-Sources NPU IP, Synaptics Implements It
- Ainekko Buys Esperanto Hardware IP, Open-Sources It
- Syntacore upgrades its SCR RISC-V IP: Packed-SIMD, Zicond and Zimop Extensions
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer
