When it comes to IP, caveat emptor, panel says
| EE Times: When it comes to IP, caveat emptor, panel says | |||
| Brian Fuller (10/13/2005 11:54 PM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=172300952 | |||
| SANTA CLARA, Calif. Intellectual property buyers must be forewarned and forearmed before they dive into purchasing IP cores, a panel of industry experts insisted Thursday (Oct. 13). "Please kick your vendor's tires," said Harmel Sangha, director, CoreWare IP marketing for LSI Logic Corp. (Milpitas, Calif.) The panel, held at the Denali Memcon event here, was moderated by EE Times Semiconductor Editor Ron Wilson, who is managing the newspaper's | |||
| - - | |||
Related Semiconductor IP
- Dual Channel 8b D/A Converter - TSMC T40ULP
- Dual Channel 12b D/A Converter - TSMC T40ULP+ESF3
- 8bit D/A Converter - TSMC 22nm ULP
- 12bit 2MSps A/D Converter - TSMC T22ULP
- TSMC 2nm 1V2 GPIO
Related News
- The IP double standard: Why is it OK to pay for innovation in a product, but not when innovation is the product?
- Arasan acheives the Industry's First ASIL-D Certification for its CAN XL IP Core
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- TES is extending its PMU IP portfolio for X-FAB’s XT018 - 0.18µm BCD-on-SOI technology.
Latest News
- Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications
- Synopsys Updates CXL IP Portfolio for AI-Era Infrastructure
- BrainChip Launches Symphony Community Akida Bundle For IBM’s Workload Management Solution
- StarIC Appoints Dr. Masum Hossain as Chief Technology Officer
- Andes Technology Empowers RISC-V Developers with Its New Streamlined IDE, RVBuilder
