Synopsys Updates CXL IP Portfolio for AI-Era Infrastructure
By Gary Hilson, EE Times | August 20, 2026
Synopsys’s latest Compute Express Link (CXL) IP offerings target one of AI infrastructure’s most persistent constraints: Memory capacity and bandwidth are struggling to keep pace with increasingly demanding models.
The company’s recently announced CXL 4.0 IP portfolio integrates a controller, IDE security module, silicon-proven physical layer, and verification IP, with support spanning CXL 4.0 and earlier generations of the interconnect.
The AI boom, now entering its inference and agentic era, has intensified long-running pressure on memory. In a briefing with EE Times, Ron Loman, product marketing manager for PCIe and CXL IP at Synopsys, said the bottleneck can be traced back as far as 2012. “There’s never been enough cache on chip. There’s never been enough DRAM accessible.”
To read the full article, click here
Related Semiconductor IP
- CXL Controller (Spec Version 2.0 and Below)
- VIP for Compute Express Link (CXL)
- UALinkSec Security Module
- Synopsys IO TSMC N3P GPIO 1.8V additional metal stack
- SLM SHS IP
Related News
- Lightmatter Collaborates with Synopsys to Integrate Advanced Interface IP with Its Passage Co-Packaged Optics Platform
- Synopsys Partners with TSMC to Power Next-Generation AI Systems with Silicon Proven IP and Certified EDA Flows
- Key Industry Players Converge to Advance CXL, a New High-Speed CPU Interconnect for Breakthrough Data Center Performance
- SmartDV Speeds Delivery of its New CXL Verification IP
Latest News
- Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications
- Synopsys Updates CXL IP Portfolio for AI-Era Infrastructure
- BrainChip Launches Symphony Community Akida Bundle For IBM’s Workload Management Solution
- StarIC Appoints Dr. Masum Hossain as Chief Technology Officer
- Andes Technology Empowers RISC-V Developers with Its New Streamlined IDE, RVBuilder