Welcome to the Third Era of 32/64-bit Embedded CPUs
By Woz Ahmed, Imagination Technologies
EETimes (April 7, 2020)
The first two eras of 32/64-bit embedded processors were defined by proprietary architectures. The third won’t be.
During the First Era of 32/64-bit embedded CPUs, which spanned the 1980s and 1990s, semiconductor companies developed and maintained their own proprietary CPU architectures. And there were many of them. The cost of maintaining these architectures became increasingly burdensome, and third-party operating software vendors were — for reasons of their own, involving costs, complexity and ROI — unwilling to support multiple unique CPU architectures. The cost crunch and lack of third-party software support encouraged companies to abandon their proprietary architectures and license processor intellectual property (IP).
This led to the Second Era, during the late 1990s and 2000s, of licensing proprietary processor architectures. Companies such as Arm, ARC, Andes, MIPS, Tensilica, and others offered licenses to their proprietary processor cores. Arm offered an architecture license, which gave customers the right to develop their own implementation using the vendor’s “blueprints.”
To read the full article, click here
Related Semiconductor IP
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
Related News
- StarFive and LECARC Forge Partnership to Co-Develop RISC-V Server CPUs and Seize New Opportunities in the Agentic AI Era
- onsemi to Acquire Synaptics to Enable the Next Generation of Intelligent Systems for Physical AI
- Menta Contributes to the Successful Completion of the European Processor Initiative and Confirms its Role in Shaping Future Computing Architectures
- BrainChip and Neuromorphyx Announce an AKD1500 Embedded Developer Board, Bringing Neuromorphic AI to the Embedded Engineering Community
Latest News
- Vayavya Labs and Tenstorrent Partner to Accelerate RISC-V Hardware and Software Development Through Virtual Platform Modeling
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B
- Aion Silicon Named Design Solution Associate in New Rapidus CORE Ecosystem for 2nm Semiconductors
- Arteris Wins Funding to Expand Hardware Design Supply Chain Security Assurance for the Trusted and Assured Microelectronics Program
- UMC Reports Sales for September 2026