Welcome to the Third Era of 32/64-bit Embedded CPUs
By Woz Ahmed, Imagination Technologies
EETimes (April 7, 2020)
The first two eras of 32/64-bit embedded processors were defined by proprietary architectures. The third won’t be.
During the First Era of 32/64-bit embedded CPUs, which spanned the 1980s and 1990s, semiconductor companies developed and maintained their own proprietary CPU architectures. And there were many of them. The cost of maintaining these architectures became increasingly burdensome, and third-party operating software vendors were — for reasons of their own, involving costs, complexity and ROI — unwilling to support multiple unique CPU architectures. The cost crunch and lack of third-party software support encouraged companies to abandon their proprietary architectures and license processor intellectual property (IP).
This led to the Second Era, during the late 1990s and 2000s, of licensing proprietary processor architectures. Companies such as Arm, ARC, Andes, MIPS, Tensilica, and others offered licenses to their proprietary processor cores. Arm offered an architecture license, which gave customers the right to develop their own implementation using the vendor’s “blueprints.”
To read the full article, click here
Related Semiconductor IP
- AXI to UCIe FDI Interface IP
- 45SPCLO UCIe-Class 1-32Gbps Low Power Receiver IP (NRZ)
- 45SPCLO UCIe-Class 1-32Gbps Low Power Transmitter IP (NRZ)
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
Related News
- Security in the Quantum Era: From Cryptography to Trust — ICTK Introduces a Hardware Trust Foundation for the Quantum Era
- IBM Announces Strategic Collaboration with Arm to Shape the Future of Enterprise Computing
- Cadence and NVIDIA Expand Partnership to Reinvent Engineering for the Age of AI and Accelerated Computing
- Fractile raises $220M to build the next generation of inference hardware
Latest News
- onsemi to Acquire Synaptics to Enable the Next Generation of Intelligent Systems for Physical AI
- EdgeAI Licensed Andes Technology CPU IP to Power Next-Generation Edge AI Neuromorphic Solution
- Jim Keller: ‘AI Still Obeys the Old Laws of Compute’
- OpenAI and Broadcom unveil LLM-optimized inference chip
- RAAAM Selects Avnet ASIC as its VCA Partner for TSMC’s 2nm GCRAM Development and Qualification