The Landmark IPO of VeriSilicon (688521.SH) on Shanghai STAR Market
August 18, 2020 -- VeriSilicon Microelectronics (Shanghai) Co., Ltd. (VeriSilicon, 688521.SH) today successfully landed on the Sci-Tech Innovation Board (STAR Market) of the Shanghai Stock Exchange, China.
VeriSilicon priced its IPO at RMB38.53 per share, the offering raised approximately RMB1.86 billion, giving the company a total market value of RMB$18.6 billion. When the stock market opened, VeriSilicon’s stock price instantly soared to 150 RMB/share, an increase of 289.31%.

VeriSilicon is committed to providing customers with platform-based, all-round, one-stop custom silicon services and semiconductor IP licensing services leveraging its in-house semiconductor IP. According to IPnest statistics, in 2019, VeriSilicon ranked 1st in mainland China and 7th worldwide for IP license revenue. In addition, the company has many successful IC design and tapeout experience at advanced process nodes including 14nm/10nm/7nm FinFET and 28nm/22nm FD-SOI, and has begun the research and development at 5nm FinFET as well as new generation FD-SOI process.
Founded in 2001 and headquartered in Shanghai, China, VeriSilicon has five design and R&D centers in China and the United States, as well as 10 sales and customer service offices worldwide. VeriSilicon currently has more than 1000 employees. As an international company, VeriSilicon conducts business worldwide, and its business outside China accounted for roughly half in 2019.
Funds raised from the IPO will focus on R&D, including "IP application solution and custom SoC platform for smart wearable devices", " IP application solution and custom SoC platform for intelligent vehicle", " IP application solution and custom SoC platform for smart homes and smart cities", " custom SoC platform for smart cloud" and "R&D center upgrading projects".
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- China's VeriSilicon Files For IPO
- sureCore appoints Shanghai LoMicro Information Technology Co. Ltd to boost presence in Chinese market
- SEMIFIVE Strengthens AI ASIC Market Position Through IPO “Targeting Global Markets with Advanced-nodes, Large-Die Designs, and 3D-IC Technologies”
- Avery Design Systems Verification IP Helps Solid State Storage Controller Startup Validate its Designs and Get to Market Faster
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers