TSMC Goes Photon to Cloud
Rick Merritt, EETimes
October 4, 2018
SAN JOSE, Calif. — TSMC taped out its first chip in a process making limited use of extreme ultraviolet lithography and will start risk production in April on a 5nm node with full EUV. Separately, the foundry forged partnerships with four partners to support online services for back-end chip design.
The foundry’s update showed area and power gains continue in its leading-edge nodes, but chip speeds are no longer advancing at their historic rate. To compensate, TSMC gave an update on a half-dozen packaging techniques it is developing to speed connections between chips.
To read the full article, click here
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 3.3V Capable GPIO on TSMC 28nm RF HPC+
- 1.2V Thin Oxide GPIO on TSMC 28nm RF HPC+
- LDO Voltage Regulator, 250 mA, TSMC N3P
- LDO Voltage Regulator, Adjustable 0.45 V to 0.9 V Output, 30 mA, TSMC N3P
Related News
- NVIDIA and TSMC Bring AI Into Fabs to Advance Semiconductor Design and Manufacturing
- TSMC Boosts 2026 Expansion Budget, Adds $100B to U.S. Investment
- Sony Semiconductor Solutions and TSMC Agreed to Establish Joint Venture for Next-Generation Image Sensors
- MACOM and GLOBALFOUNDRIES Collaborate to Scale Silicon Photonics to Hyperscale Cloud Data Center and 5G Network Buildouts
Latest News
- StarFive Launches Server-Class RISC-V IP to Accelerate Its Strategic Expansion into AI Computing Infrastructure
- Silvaco Announces Partnership with Dassault Systèmes to Advance First-Time-Right Semiconductor Manufacturing
- Socionext Broadens SoC Roadmap with Intel 18A-P Process Technology
- BrainChip and Neuromorphyx Announce an AKD1500 Embedded Developer Board, Bringing Neuromorphic AI to the Embedded Engineering Community
- M31 Reports Nearly Fourfold Growth in Advanced-Node Royalties as Long-Term Investments Begin to Bear Fruit