Stratix II GX FPGAs Meet Rigorous CEI-6G-LR/SR Specifications
San Jose, Calif., March 13, 2007—Altera Corporation (NASDAQ: ALTR) has successfully completed characterization of its Stratix® II GX FPGA family for the Optical Internetworking Forums (OIFs) Common Electrical Interface 6 Gbps Long Reach and Short Reach (CEI-6G-LR/SR) specifications, the company announced today. Meeting this rigorous protocol exemplifies the robustness of the Stratix II GX transceivers and their ability to deliver 127 Gbits of aggregate bandwidth for high-speed chip-to-chip and backplane applications.
The CEI-6G specification provides a framework of electrical standards allowing for interoperability of devices and systems. Stratix II GX FPGAs are the industry’s first family to support the rigorous standard in the full CEI specification range of 4.9 Gbps to 6.0 Gbps and provide design margin to stringent jitter specifications, even when multiple lanes are active. In addition to CEI-6G, Altera’s Stratix II GX FPGAs provide performance margin for, and have demonstrated compliance with, the OC48/STM16, OC12/STM4, PCI Express, Gigabit Ethernet, XAUI and Fibre Channel standards.
“Altera’s high-performance transceiver technology enables the Stratix II GX family to be the industry’s first FPGA to comply with the stringent requirements of the CEI-6G specifications. We are unique in our capability to demonstrate performance margin in a number of stringent protocols, including CEI-6G, while providing FPGAs with the lowest-power and highest-density transceivers in production today,” said David Greenfield, senior director of product marketing for high-end FPGAs at Altera. “Customers can design with confidence for 6-Gbps performance with the robust performance margins we are seeing in Stratix II GX production silicon.”
For more information about Stratix II GX FPGAs, visit www.altera.com/stratix2gx.
About Altera
Altera’s programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more at www.altera.com.
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- Axon Pioneers Next Generation of Triple-Rate SDI Video Processing Systems With Stratix II GX FPGAs
- Altera Provides 50-Gbps SFI-5 Interface on Stratix II GX FPGAs
- PLDA Announces Immediate Availability of PCIe Gen 2 FPGA IP Design for Altera's Stratix II GX
- Harris Corporation Selects Altera Stratix II GX FPGAs for Platinum Line of Routing Switchers
Latest News
- ASYGN Revolutionizes Ultra-Low-Power Embedded AI with Its ColibryNPU Microcontroller
- Tampere University Joins OpenTitan Coalition to Advance RISC-V SoC Security and Open-Source Silicon Research
- Kandou AI to Open India Chip Design Headquarters in Hyderabad
- CAST Expands Functional Safety IP Line with ASIL B Ready SENT/SAE J2716 Receiver Core
- SkyeChip Advances Custom Interface IP Engagement with Cerebras for Wafer-Scale AI Platforms