PLDA Announces Immediate Availability of PCIe Gen 2 FPGA IP Design for Altera's Stratix II GX
New FPGA IP Core is compliant with Revision 2.0 of the PCIe specification
SAN JOSE, Calif. -- Feb 20, 2008 -- PLDA, the industry leader in the high-speed bus IP market, today announced the immediate availability of their PCIe Gen 2 FPGA IP, designed for Altera Stratix® II GX FPGAs. The PLDA PCIe IP Core is 100 percent compliant with Revision 2.0 of the PCIe specification.
PLDA’s announcement signifies another in a series of industry firsts for PLDA and the PCIe Gen 2 bus interface. In May of 2007, PLDA announced and provided a demonstration of its PCIe Gen 2 for ASIC, displaying the highest speed, functioning PCIe IP core on the market. With today’s announcement, PLDA extends the performance and advantages of its PCIe for ASIC IP core into FPGAs.
Key features of the PLDA PCIe Gen 2 IP Core for Altera Stratix II GX FPGAs include:
“PLDA and Altera have been working together for almost 12 years now and PLDA has a history of supporting the whole range of PCI-related busses on Altera FPGAs” said Stephane Hauradou, CTO for PLDA . “Although PCI-SIG hasn’t started the official compliance testing for PCIe 2.0, PLDA’s PCIe Gen 2 IP has already obtained the PCI-SIG “FYI” testing on Altera Stratix II GX FPGAs ”, he added.
See a Demonstration of the PLDA PCIe Gen 2 IP Core for FPGA:
PLDA will be demonstrating its PCIe Gen 2 IP for the Altera Stratix II GX FPGAs at the Embedded World show in Nuremberg, Germany, February 26th – 28th. For details on the demonstration, please contact PLDA directly at sales@plda.com or visit their booth at Embedded World in Hall 12, Stand 542.
About PLDA
PLDA designs and sells a wide range of ASIC and FPGA IP solutions including bus controllers, bridges and audio/video IPs. The company offers complete solutions, including IP cores, hardware, software, consulting services, and comprehensive technical support provided directly by the IP designers.
Founded in 1996 and profitable since its inception, PLDA is privately owned. The company maintains offices in San Jose, California and headquarters in France and has a strong international distribution network. For additional information about PLDA, please visit http://www.plda.com.
SAN JOSE, Calif. -- Feb 20, 2008 -- PLDA, the industry leader in the high-speed bus IP market, today announced the immediate availability of their PCIe Gen 2 FPGA IP, designed for Altera Stratix® II GX FPGAs. The PLDA PCIe IP Core is 100 percent compliant with Revision 2.0 of the PCIe specification.
PLDA’s announcement signifies another in a series of industry firsts for PLDA and the PCIe Gen 2 bus interface. In May of 2007, PLDA announced and provided a demonstration of its PCIe Gen 2 for ASIC, displaying the highest speed, functioning PCIe IP core on the market. With today’s announcement, PLDA extends the performance and advantages of its PCIe for ASIC IP core into FPGAs.
Key features of the PLDA PCIe Gen 2 IP Core for Altera Stratix II GX FPGAs include:
- Application layer with up to 8 automated DMA engines
- High performance interface allows up to 16 simultaneous outstanding requests
- Complete support for scatter-gather
“PLDA and Altera have been working together for almost 12 years now and PLDA has a history of supporting the whole range of PCI-related busses on Altera FPGAs” said Stephane Hauradou, CTO for PLDA . “Although PCI-SIG hasn’t started the official compliance testing for PCIe 2.0, PLDA’s PCIe Gen 2 IP has already obtained the PCI-SIG “FYI” testing on Altera Stratix II GX FPGAs ”, he added.
See a Demonstration of the PLDA PCIe Gen 2 IP Core for FPGA:
PLDA will be demonstrating its PCIe Gen 2 IP for the Altera Stratix II GX FPGAs at the Embedded World show in Nuremberg, Germany, February 26th – 28th. For details on the demonstration, please contact PLDA directly at sales@plda.com or visit their booth at Embedded World in Hall 12, Stand 542.
About PLDA
PLDA designs and sells a wide range of ASIC and FPGA IP solutions including bus controllers, bridges and audio/video IPs. The company offers complete solutions, including IP cores, hardware, software, consulting services, and comprehensive technical support provided directly by the IP designers.
Founded in 1996 and profitable since its inception, PLDA is privately owned. The company maintains offices in San Jose, California and headquarters in France and has a strong international distribution network. For additional information about PLDA, please visit http://www.plda.com.
Related Semiconductor IP
- PCIe - PCI Express Controller
- Scalable Switch Intel® FPGA IP for PCI Express
- Multichannel DMA Intel FPGA IP for PCI Express*
- PCI Express Gen5 SERDES PHY on Samsung 8LPP
- PCI Express Gen4 SERDES PHY on Samsung 7LPP
Related News
- ASIC Architect Announces the Availability of PCI Express Gen 2 Controller Cores
- GDA Demonstrates its PCI-Express Gen 2 Controller (GPEX-GEN2) at 5Gbps for High Performance Applications
- PLX Gen 2 Switch Screams Between Earth-Shattering ATI Radeon Dual-GPUs
- Gennum's Snowbush IP Group Enables Proliferation of PCI Express Gen 2 Products With Industry's First 9-Port Switch IP Block
Latest News
- StarFive and LECARC Forge Partnership to Co-Develop RISC-V Server CPUs and Seize New Opportunities in the Agentic AI Era
- ASICLAND Selected as SK hynix’s Partner for Next-Gen eSSD Development, Establishing a ‘K-Semiconductor Win-Win’ Model
- onsemi to Acquire Synaptics to Enable the Next Generation of Intelligent Systems for Physical AI
- EdgeAI Licensed Andes Technology CPU IP to Power Next-Generation Edge AI Neuromorphic Solution
- Jim Keller: ‘AI Still Obeys the Old Laws of Compute’