STMicroelectronics restructures for the AI age
By Nick Flaherty, eeNews Europe (June 28, 2024)
ST aims to introduce new business structures and manufacturing and test strategies along with IP and chip designs in three quarters rather than two to three years using AI and digital twins.
“We have a lot of IP and traditionally the way we created IP was 80% in silicon and 20% for the rest but that created a monster that was difficult to qualify,” said Fabio Gualandris, president of manufacturing, quality and technology at ST Microelectronics at the Leti Innovation Days this week in Grenoble, France.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related News
- Synopsys IC Compiler Enables Fully Automated 65-Nanometer Implementation Flow For ARM Cortex-A8 Processor
- Calypto Delivers Fully Automated Sequential Optimization Flow for High-performance IP Blocks
- Zeevo Announces Full Bluetooth Qualification for TC2000 System-On-A-Chip Platform
- Tality Achieves Latest Qualification for Bluetooth 1.1
Latest News
- Year-to-Date Global Semiconductor Sales Top $1 Trillion Through August
- Xiphera launches nQrux® Root of Trust with Post-Quantum Cryptography
- Skyechip Joins Rapidus Core Ecosystem, Bringing Advanced Silicon IP For AI and HPC to Japan's 2nm Platform
- GUC Monthly Sales Report – September 2026
- Rapidus Unveils “Rapidus CORE”, New Global Ecosystem Framework Supporting the Development and Mass Production of Cutting-Edge Semiconductors