SoC-e networking IP porfolio extends with SpaceWire: The standard for Spacecraft communication networks
February 8, 2019 -- New Space concept is moving fast. Some technology drivers of this evolution are the new communication standards that enables interoperability among spacecraft systems. As an example, the evolution of SpaceWire standard is coordinated by the European Space Agency (ESA) in collaboration with international space agencies including NASA, JAXA, and RKA.
SoCe has released a SpaceWire IP Core is a VHDL core that implements a complete, reliable and fast SpaceWire encoder-decoder with AXI management interface, synthesizable for FPGA and for reconfigurable SoC Devices. It is designed to conform to ECSS-E-ST-50-12C. It is supported on the following Xilinx FPGA Families under Vivado tool:
- 7-Series (Zynq, Spartan, Artix, Kintex, Virtex)
- Ultrascale (Kintex, Virtex)
- Ultrascale+ (Zynq MPSoC, Kintex, Virtex)
This IP has been integrated on the electronic platform designed in collaboration with Satlantis to communicate with the satellite on-board computer.
SpaceWire IP has been tested using the following third-party equipment: Star-Dundee SpaceWire PCIe: https://www.star-dundee.com/products/spacewire-pcie
SoCe offers full support on the integration and modification of the IP and works in SpaceWire related projects with different scope up-to the customer.
Related Semiconductor IP
- SpaceWire Verification IP
- SpaceWire IP core
- SpaceWire Verification IP
- SpaceWire Synthesizable Transactor
- SpaceWire CODEC
Related News
- SOC-E and SafeCore Devices to unveil a new TSN End Point IP Core: AeroTSN-EP
- TES offers PKCS IP Core for System-on-Chip (SoC) Designs
- Fraunhofer IPMS develops new 10G TSN endpoint IP Core for deterministic high-speed Ethernet networks
- CAST Introduces 400 Gbps UDP/IP Hardware Stack IP Core for High-Performance ASIC Designs
Latest News
- Openchip unveils BER10: Europe’s new sovereign chip is here
- SEMIFIVE Accelerates Growth with 97% YoY Revenue Surge in H1 2026, Powered by ASIC Turnkey, Mass Production, and IP
- Andes Technology has shut down Condor Computing
- TIER IV joins JST’s Next-Generation Edge AI Semiconductor R&D Program to open-source AI chip designs for autonomous driving
- BrainChip Partners With Orama.AOI For AI-Fueled Defect Detection