SOC-E and SafeCore Devices to unveil a new TSN End Point IP Core: AeroTSN-EP
June 24, 2026 -- SOC-E and SafeCore Devices are preparing the launch of a new TSN End Point IP Core designed to bring deterministic Ethernet communications closer to the needs of next-generation Aerospace, Defence and Space systems.
The new IP is being developed with a clear focus on safety-oriented applications, targeting DAL A compliance in accordance with DO-254, and supporting the evolution towards communication architectures where timing, reliability and predictability are key. Aligned with emerging TSN profiles for aerospace onboard networks, this upcoming solution will address the need for controlled and verifiable Ethernet communication in critical environments.
Explore SOC-E IP:
The first presentation of this new IP Core will take place at the Aerospace & Defense (A&D) TSN Summit 2026, from October 20 to 23, 2026, in Novi, Michigan, USA.
During the event, SOC-E and SafeCore Devices will introduce the key objectives of the solution and present a demonstrator showcasing how TSN capabilities can enable deterministic communication in representative aerospace and spaceborne scenarios.
In the meantime, feel free to visit us at the AMD Embedded Tour 2026 in Madrid to learn more about the upcoming solution.
More information will be available soon. Stay tuned and discover how SOC-E and SafeCore Devices are contributing to the future of safe, deterministic Ethernet networking for critical Aerospace, Defence and Space onboard applications.
Related Semiconductor IP
- 100M/1G/10G TSN Endpoint IP
- UFS Controller - Verifies compliance and performance of UFS interfaces in SoCs
- UART - Ensures reliable serial communication and protocol compliance in SoCs
- AMBA APB - Validates low-power, low-bandwidth peripheral communication in SoCs
- SoC Security Platform / Hardware Root of Trust
Related News
- Fraunhofer IPMS develops new 10G TSN endpoint IP Core for deterministic high-speed Ethernet networks
- Ingot Announces New PCI-Express End Point Solution
- Arasan Chip Systems Announces PCI Express Gen2 End Point Solution
- SoC-e releases Multiport Time Sensitive Networking (TSN) IP Core
Latest News
- Innatera and Akeana collaborate to advance energy-efficient RISC-V compute for edge AI
- SOC-E and SafeCore Devices to unveil a new TSN End Point IP Core: AeroTSN-EP
- RISC-V Market Leadership Helped Andes Technology Drive Cumulative Shipments of AndesCore-Powered™ SoCs Beyond the 20 Billion Mark
- BrainChip Unveils Communication Reference Platform, Fueling Signal Intelligence at the Edge
- Qualinx and EUSPA announce the completion of full Galileo OSNMA support on QLX3Gx Series ultra-low power GNSS receiver.