Startup Slashes SRAM Power With Standard Logic Process
Nick Flaherty, EETimes
3/4/2014 03:30 PM EST
"Fundamentally memory has some real problems everyone does it the same way," said Mark de Souza, chief executive at Silicon Basis in Bristol and formerly at the memory IP supplier Virage Logic. "They all take the TSMC arrays and put them together."
Silicon Basis sees two key advantages for its technology: It can save up to 50% of the power consumption, and it can go below the bit cell voltage of the foundry memories. This allows the memories to be powered by the same voltage source as the logic and so eliminates the need for a second DC-DC converter. It also makes the technology foundry independent and scalable to new technologies such as FinFet, says de Souza. The company, based in the SETsquared center in Brunel's EngineShed in Bristol, has produced all the models needed and is now working on 28nm silicon to prove the implementation.
To read the full article, click here
Related Semiconductor IP
- SRAM Memory Model
- QDR II SRAM Controller Intel® FPGA IP Function
- QDR II SRAM Controller Intel® FPGA IP
- ZBT SRAM memory controller
- SRAM Test Solution
Related News
- Raaam signs lead licensee for SRAM replacement technology
- Marvell Develops Industry’s First 2nm Custom SRAM for Next-Generation AI Infrastructure Silicon
- NanoIC adds advanced SRAM memory macros to its N2 pathfinding PDK
- Ainekko Merges with Veevx, Expands Open Silicon Platform with Breakthrough Memory and Embedded AI Capabilities
Latest News
- Vayavya Labs and Tenstorrent Partner to Accelerate RISC-V Hardware and Software Development Through Virtual Platform Modeling
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B
- Aion Silicon Named Design Solution Associate in New Rapidus CORE Ecosystem for 2nm Semiconductors
- Arteris Wins Funding to Expand Hardware Design Supply Chain Security Assurance for the Trusted and Assured Microelectronics Program
- UMC Reports Sales for September 2026