RISC-V Is Inevitable, State of the Union Keynote Argues
RVA23 silicon fuels rise of RISC-V in server applications
By Pablo Valerio, EE Times
BOLOGNA, Italy — The state of the RISC-V union is “strong,” declared Krste Asanović, chief architect at SiFive and RISC-V International, and RISC-V project lead at Berkeley, as he opened his keynote at the recent RISC-V Summit Europe 2026.
After making its mark in embedded electronics, the open-standard instruction set architecture (ISA) now sets its sights on the competitive and profitable world of enterprise data centers and server farms.
RISC-V is already well known for its strength in microcontrollers and specialized devices, but this year’s summit focused on its bold move into high-performance computing. Major tech companies and chipmakers such as Qualcomm, Nvidia, Meta, Google, and Alibaba are now adding RISC-V technology to their products.
To read the full article, click here
Related Semiconductor IP
- RISC-V Debug & Trace IP
- RISC-V IOPMP IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Multi-core capable RISC-V processor with vector extensions
Related News
- Why RISC-V + Blockchain Is the Conversation I’ve Been Waiting to Have
- The path to RISC-V growth: Why software consistency is becoming crucial
- Space Industry Is Standardizing on RISC-V
- Viewpoint: Is semiconductor industry consolidation inevitable?
Latest News
- Baya Systems Expands to Japan to Support Next-Generation AI Semiconductor Design
- OpenTitan project kicks off the Peppermint integrated root-of-trust for area-constrained SoCs
- SiFive Paves the Path to Accelerated Adoption of RISC-V in the Datacenter with the BigSky Development Server
- Perceptia Releases Design Kit for pPLL03 on Samsung Foundry 14LPU Platform
- Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications