Space Industry Is Standardizing on RISC-V
By Pablo Valerio, EE Times | June 16, 2026
BOLOGNA, Italy — At the RISC-V Summit Europe 2026, semiconductor designers, software developers, and aerospace engineers gathered to discuss the changing landscape of computing in space.
During the “RISC-V in Space” session on June 10, experts from the European Space Agency, NASA’s Jet Propulsion Laboratory, Microchip, and Frontgrade Gaisler explained how quickly the open-standard instruction set is being adopted for space missions.
History of space semiconductors
Space exploration and computing have always been closely linked. Gianluca Furano from the European Space Agency said that today’s embedded systems actually started in space, shaped by the tough demands of early missions such as Voyager. Since space is so harsh, engineers have always looked for reliable, open-standard designs that they can check and adapt.
About thirty years ago, the European Space Agency chose SPARC (Scalable Processor ARChitecture) as its main instruction set because it was open and had well-developed tools.
To read the full article, click here
Related Semiconductor IP
- Configurable RISC-V processor IP core
- RISC-V Application Processor
- RISC-V Display Connectivity Subsystem (DCS)
- RISC-V IOPMP IP
- RISC-V Debug & Trace IP
Related News
- On your Wrist and in Space; Intrinsic ID is Everywhere. Come Find us at Key Industry Tradeshows in April
- EnSilica: Ongoing Investment in Space Industry Fuelling Silicon Chip Demand
- Automotive Industry Charts New Course with RISC-V
- ISOLDE Project Demonstrates Advancements in European Open-Source RISC-V for Automotive, Space, and IoT
Latest News
- Space Industry Is Standardizing on RISC-V
- Floadia Releases Automotive Embedded Flash IP on TSMC 180BCD Gen3 Platform
- SK hynix Ships Samples of 12-Layer Next-Gen ‘HBM4E’
- Imec achieves breakthroughs in ferroelectric memory research for next-generation memory solutions to meet AI-era data needs
- Fraunhofer IPMS unveils Q‑Dice: Quantum Random Number Generator delivering multi‑Gbps true randomness for secure applications