Free Core, Some Assembly Required
RISC-V rallies engineers for open hardware
1/7/2016 07:50 AM EST
REDWOOD SHORES, Calif. – It’s early days for RISC-V -- a free, open-source core seen as the Linux of microprocessors. On its long to-do list, engineers still need to define basic pieces of the instruction set architecture including its memory model, how it will speak to the external world of I/Os and how to debug it.
Many of the about 150 developers who signed up for the third RISC-V workshop volunteered to start a handful of working groups to address the most pressing issues in fundamental areas including security, virtualization and compliance. Proponents said the effort has taken the vanguard of the open source hardware movement, attracting leaders of earlier OpenCore and OpenRISC efforts.
To read the full article, click here
Related Semiconductor IP
- Neuromorphic Processor IP (Second Generation)
- Processor Development Toolset
- Low Power 32-bit Processor
- Nios® V Processor
- ARC-V RHX-100 dual-issue, 32-bit single-core RISC-V processor for real-time applications
Related News
- Silvaco and Si2 Release Unique, Free 15nm Open-Source Digital Cell Library
- Announcing Availability of Silicon-Proven 12bit 1Msps SAR ADC IP Core for Whitebox Licensing with Royalty Free
- Codasip looks to Silicon Creations’ PLL to drive RISC-V Automotive Safety-Critical Core
- Andes Technology Further Expands Long-term Collaboration with Sequans Communications with AndesCore™ A25MP and N25F RISC-V CPU Core Licenses
Latest News
- Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications
- Synopsys Updates CXL IP Portfolio for AI-Era Infrastructure
- BrainChip Launches Symphony Community Akida Bundle For IBM’s Workload Management Solution
- StarIC Appoints Dr. Masum Hossain as Chief Technology Officer
- Andes Technology Empowers RISC-V Developers with Its New Streamlined IDE, RVBuilder