Rambus to Integrate Arteris FlexNoC IP in Future Development Initiatives
CAMPBELL, Calif., Oct 14, 2014 -- Arteris Inc., the inventor and only supplier of silicon-proven commercial network-on-chip (NoC) interconnect IP solutions, today announced that Rambus Inc. has taken a license to Arteris® FlexNoC® fabric IP for use in future development efforts.
"By incorporating Arteris FlexNoC interconnect IP into our development programs, we are able to streamline our overall design time," said Mike Uhler, Vice President of the Emerging Solutions Division at Rambus. "This solution also provides us with flexibility to create derivations of our offerings to quickly adapt to changing market needs."
"Having an innovative company like Rambus as a customer and partner is an honor," said K. Charles Janac, President and CEO of Arteris. "We are excited to be a key enabling technology in future Rambus products."
About Arteris
Arteris, Inc. provides Network-on-Chip interconnect IP and tools to accelerate System-on-Chip semiconductor (SoC) assembly for a wide range of applications. Rapid semiconductor designer adoption by customers such as Rambus, Altera, and Texas Instruments has resulted in Arteris being the only semiconductor IP company to be ranked in the Inc. 500 and Deloitte Technology Fast 500 lists in 2012 and 2013. Customer results obtained by using the Arteris product line include lower power, higher performance, more efficient design reuse and faster SoC development, leading to lower development and production costs. More information can be found at www.arteris.com.
Related Semiconductor IP
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- NoC Interconnect IP Generator
- NoC Silicon IP for RISC-V based chips supporting the TileLink protocol
- NoC Verification IP
- FlexGen Smart Network-on-Chip (NoC) IP
Related News
- Arteris FlexNoC Interconnect Licensed by Microchip Technology for Microcontroller Development
- Arteris FlexNoC Interconnect Licensed by Telechips for Use in Advanced Automotive Applications
- Arteris Unveils Next-Generation FlexNoC 5 Physically Aware Network-on-Chip IP
- Mirabilis Design Adds System-Level Modelling Support for Industry-Standard Arteris FlexNoC and Ncore Network-on-Chip IPs
Latest News
- Sofics Extends Interface Voltage Options in TSMC FinFET and Nanosheet Technologies
- aiMotive and Cadence Demonstrate Layer-by-Layer Workload Placement Across Independent AI Engines
- Alchip collaborates with Synopsys to Address Scale Up and Out Bandwidth Constraints
- M31 and Ambiq Collaborate on TSMC N12e® Foundation IP to Address Demanding SoC Power and Area Targets
- Siemens and TSMC advance AI-powered semiconductor design automation