New Fab Plans: the Plot Thickens
By Don Scansen, EETimes (May 10, 2021)
IBM (particularly the marketing team) deserves a healthy dose of congratulations for its announcement this week of a 2 nm test chip. The news was picked up far and wide, reported everwhere from The Verge to Fox News and in between.
IBM compared the improvements of its 2 nm technology to 7 nm technology power and performance characteristics claiming 45% higher performance and 75% reduction in power consumption.
IBM also made the now obligatory biological entity comparison by explaining the transistor was the size of two DNA strands.
I pulled the DNA reference from this CNN story. With apologies for piling on CNN, the press handling of the announcement was interesting since IBM will not be producing product wafers on this technology. According to CNN, “Most computer chips powering devices today use 10-nanometer or 7-nanometer process technology, with some manufacturers producing 5-nanometer chips.”
To read the full article, click here
Related Semiconductor IP
- SWI3S Verification IP
- Secure Boot Loader
- Memory Subsystem
- 4/8-bit mixed-precision NPU IP
- Compiler-centric single-core LPU
Related News
- Plans start for TSMC 2nm fab
- GlobalFoundries Plans to Build New Fab in Upstate New York in Private-Public Partnership to Support U.S. Semiconductor Manufacturing
- Infineon plans €5bn 300mm fab in Dresden
- TSMC Arizona and U.S. Department of Commerce Announce up to US$6.6 Billion in Proposed CHIPS Act Direct Funding, the Company Plans Third Leading-Edge Fab in Phoenix
Latest News
- Openchip unveils BER10: Europe’s new sovereign chip is here
- SEMIFIVE Accelerates Growth with 97% YoY Revenue Surge in H1 2026, Powered by ASIC Turnkey, Mass Production, and IP
- Andes Technology has shut down Condor Computing
- TIER IV joins JST’s Next-Generation Edge AI Semiconductor R&D Program to open-source AI chip designs for autonomous driving
- BrainChip Partners With Orama.AOI For AI-Fueled Defect Detection