New Fab Plans: the Plot Thickens
By Don Scansen, EETimes (May 10, 2021)
IBM (particularly the marketing team) deserves a healthy dose of congratulations for its announcement this week of a 2 nm test chip. The news was picked up far and wide, reported everwhere from The Verge to Fox News and in between.
IBM compared the improvements of its 2 nm technology to 7 nm technology power and performance characteristics claiming 45% higher performance and 75% reduction in power consumption.
IBM also made the now obligatory biological entity comparison by explaining the transistor was the size of two DNA strands.
I pulled the DNA reference from this CNN story. With apologies for piling on CNN, the press handling of the announcement was interesting since IBM will not be producing product wafers on this technology. According to CNN, “Most computer chips powering devices today use 10-nanometer or 7-nanometer process technology, with some manufacturers producing 5-nanometer chips.”
To read the full article, click here
Related Semiconductor IP
- Hybrid Memory Cube Verification IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
Related News
- Plans start for TSMC 2nm fab
- GlobalFoundries Plans to Build New Fab in Upstate New York in Private-Public Partnership to Support U.S. Semiconductor Manufacturing
- Infineon plans €5bn 300mm fab in Dresden
- TSMC Arizona and U.S. Department of Commerce Announce up to US$6.6 Billion in Proposed CHIPS Act Direct Funding, the Company Plans Third Leading-Edge Fab in Phoenix
Latest News
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B
- Aion Silicon Named Design Solution Associate in New Rapidus CORE Ecosystem for 2nm Semiconductors
- Arteris Wins Funding to Expand Hardware Design Supply Chain Security Assurance for the Trusted and Assured Microelectronics Program
- UMC Reports Sales for September 2026
- LUBIS EDA Launches FormalOS: Infrastructure for Systematic, Scalable Formal Verification