Plans start for TSMC 2nm fab
By Peter Clarke, eeNews Europe (July 01, 2021)
Taiwan's Ministry of Science and Technology has discussed environmental issues around a proposed expansion of TSMC's Hsinchu operations to house a 2nm wafer fab.
The details of the meeting held online were reported by Taiwan's Commercial Times.
The Hsinchu Science Park Baoshan Land Expansion Project Phase II is considering the environmental impact and mitigation activities for an expansion of Baoshon to provide for expansion of TSMC's 2nm manufacturing capacity.
To read the full article, click here
Related Semiconductor IP
- Ultra-Low Latency 32Gbps SerDes IP in TSMC 12nm FFC
- Ultra-Low Latency 32Gbps SerDes IP in TSMC 22nm ULP
- 32Gbps SerDes IP in TSMC 12nm FFC
- 32Gbps SerDes IP in TSMC 22nm ULP
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
Related News
- Rapidus Set to Open 2-nm Pilot Fab, CEO Says
- Intel, TSMC to detail 2nm processes at IEDM
- TSMC 2nm to start production in Q4 2025
- TSMC 2nm yields nearly ready for mass production
Latest News
- Alliance for Open Media Releases AV2 Codec, Advancing Next-Generation Open Video Coding
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology
- MIPI A-PHY To Power Industry’s First Four-Company Automotive SerDes Interoperability Demonstration at AutoSens USA