Movidius Beefs up HW Acceleration in AI Chip
Junko Yoshida, EETimes
8/28/2017 01:31 PM EDT
MADISON, Wis. — Announcements about so-called deep learning processors are becoming almost as frequent nowadays as tweets from the White House. As the technology industry's appetite for neural networks grows, so does the demand for powerful, but very low-power inference engines adaptable to a variety of embedded systems.
Against that backdrop, Movidius, a subsidiary of Intel, launched Monday (Aug. 28) its Myriad X vision processing unit, a follow-up, after 18 months, to the Myriad 2.
Asked what separates Myriad X from other deep-learning chips announced in recent months, Remi El-Ouazzane, vice president and general manager of Movidius’ Intel New Technology Group, told us, “None of those are shipping. Myriad processors are.”
To read the full article, click here
Related Semiconductor IP
- MIL-STD-1553 Controller IP
- UFS 5.x Device IP
- UCIe 3.x Controller IP
- Ethernet 800G PCS IP
- CHI to UCIe Bridge IP
Related News
- RaiderChip brings Meta Llama 3.2 LLM HW acceleration to low cost FPGAs
- Axelera® AI Adds Kudelski Labs’ Security IP to Europa® Chip to Enable Secure, High-Performance Edge AI
- Seligman Ventures Leads Cognichip’s $60M Series A to Back Physics-Informed AI for Chip Design, Intel CEO Lip-Bu Tan and Seligman Ventures’ Umesh Padval Join the Board
- Hardware Root of Trust Essential for AI Chip Integrity
Latest News
- StarFive and LECARC Forge Partnership to Co-Develop RISC-V Server CPUs and Seize New Opportunities in the Agentic AI Era
- ASICLAND Selected as SK hynix’s Partner for Next-Gen eSSD Development, Establishing a ‘K-Semiconductor Win-Win’ Model
- onsemi to Acquire Synaptics to Enable the Next Generation of Intelligent Systems for Physical AI
- EdgeAI Licensed Andes Technology CPU IP to Power Next-Generation Edge AI Neuromorphic Solution
- Jim Keller: ‘AI Still Obeys the Old Laws of Compute’