Startup Ricursive to Create an End-to-End AI Model for Chip Design
By Sally Ward-Foxton, EE Times | June 10, 2026
Palo Alto, Calif. — Startup Ricursive, founded by the two leads from Google’s famous AlphaChip project, is aiming to develop an end-to-end AI model for chip design. The new AI frontier lab is focused on hardware workload co-optimization, with the first stages of its rollout targeting workload-specific chip design for third parties. The company has raised $335 million, which will largely be spent on GPU compute hours as it trains and tests its model.
In an exclusive interview with EE Times, Ricursive co-founder and CEO Anna Goldie, as well as co-founder and CTO Azalia Mirhoseini, stressed that the startup is not an EDA company, will not compete with EDA companies, and will not utilize standard EDA toolchains.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related News
- SignOff Semiconductors Achieves ISO 9001:2015 Certification for Semiconductor Chip Design and Embedded Solutions
- Kandou AI to Open India Chip Design Headquarters in Hyderabad
- Rapidus and Cadence Partner on Agentic AI for Advanced SoC Design
- Siemens advances self-verifying agentic AI workflows for semiconductor and PCB design
Latest News
- Synopsys and Amazon Announce Strategic, Multi-year IP Agreement for Custom Silicon; Collaboration Also Extends to Cloud and AI-Powered Engineering
- Arasan to demonstrate the industry's first MIPI SWI3S™ IP at the MIPI Member meet in Taipei
- MIPS and Xcelsa Collaborate to Accelerate Verified, Workload-Optimized Custom Silicon
- eMemory Recognized with TSMC Open Innovation Platform® (OIP) Partner of the Year Award for IP Solutions
- Efinix® Brings 64-Bit RISC-V Performance to Embedded FPGA Designs With New Sapphire™ RV64 SoC