Startup Ricursive to Create an End-to-End AI Model for Chip Design
By Sally Ward-Foxton, EE Times | June 10, 2026

Palo Alto, Calif. — Startup Ricursive, founded by the two leads from Google’s famous AlphaChip project, is aiming to develop an end-to-end AI model for chip design. The new AI frontier lab is focused on hardware workload co-optimization, with the first stages of its rollout targeting workload-specific chip design for third parties. The company has raised $335 million, which will largely be spent on GPU compute hours as it trains and tests its model.
In an exclusive interview with EE Times, Ricursive co-founder and CEO Anna Goldie, as well as co-founder and CTO Azalia Mirhoseini, stressed that the startup is not an EDA company, will not compete with EDA companies, and will not utilize standard EDA toolchains.
To read the full article, click here
Related Semiconductor IP
- RDMA IP
- PCIe Controller
- USB Controller
- MTP (Multi-Time Programmable) IP
- OTP (One-Time Programmable) IP
Related News
- Cadence Unveils Industry’s First Fully Autonomous Virtual Engineer for Chip Design, powered by NVIDIA
- SignOff Semiconductors Achieves ISO 9001:2015 Certification for Semiconductor Chip Design and Embedded Solutions
- Kandou AI to Open India Chip Design Headquarters in Hyderabad
- Rapidus and Cadence Partner on Agentic AI for Advanced SoC Design
Latest News
- Alliance for Open Media Members Showcase AV2 Ecosystem Developments at IBC 2026
- RaiderChip Unites Generative AI and Autonomous Robot Control on a single NPU
- Ceva and LG Electronics Partner to Accelerate UWB Adoption Across Automotive, Industrial and Consumer SoCs
- SoC PLANNER: A New Generation of Automated SoC Design Exploration Managing Cost-Effectiveness and Sustainability
- Global Foundry Revenue Approaches US$53.49 Billion in 2Q26 as SMIC Narrows Market Share Gap with Samsung