MorethanIP announces new 10/100/1000 Ethernet MAC-NET Core enabling Layer 3 Protocol acceleration for wire-speed TCP/IP implementations
Karlsfeld February 3, 2004
- MorethanIP announces new 10/100/1000 Ethernet MAC-NET Core. At high network speeds, or when CPU resources are limited, the processing load caused by network layers to perform TCP/IP or UDP/IP transactions can quickly become unacceptable as it reasonably slows down the complete system for processing the protocol overhead. In addition, timely and fast serving of network transactions is necessary to be able to use the available network bandwidth and to avoid unnecessary data corruption (e.g. due to buffer overflows) which would result in causing even higher network and processor load.
The MAC-NET Core addresses and removes these performance critical components from software and combines the proven MorethanIP Triple-Speed Ethernet MAC Core with Layer 3 Protocol acceleration functions enabling wire-speed TCP/IP Networking up to Gigabit environments.
Related Semiconductor IP
- AES-GCM - Authenticated Encryption and Decryption
- AES-GCM Authenticated Encryption and Decryption
- AES-GCM - Authenticated Encryption and Decryption
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
Related News
- Fraunhofer IPMS develops new 10G TSN endpoint IP Core for deterministic high-speed Ethernet networks
- CAST Introduces MAC-SEC-MG IP Core for Secure 10G+ Ethernet SoC Designs
- MorethanIP's 10/100/1000 Ethernet MAC Version 3 now with register map and full statistics support
- Dual Mode Bluetooth v5.2 SW Link Layer, Protocol Stack SW, Profiles licensed for ultra-low power 22nm True Wireless (TWS) Earbuds SoC
Latest News
- Global Semiconductor Sales Increase 25% from Q4 2025 to Q1 2026
- Tord Larsson-Steen appointed new CEO of Shortlink
- GUC Collaborate with Wiwynn to Advance Silicon-to-System Infrastructure for Next-Generation Hyperscale AI
- Two Weebit Nano product customers tape-out; one already demonstrating a functional prototype
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap