Moortec to exhibit at the TSMC 2016 China OIP Ecosystem Forum in Beijing
October 24, 2016 -- Moortec Semiconductor will be exhibiting at the TSMC 2016 OIP Ecosystem Forum in Beijing on Tuesday 25th October. The event is taking place at the Shangri-La Hotel Beijing, so why not come and meet us at our booth and discuss in person how your advanced node System on Chip (SoC) programme can benefit from Moortec's high performance analog IP.
Specialising in high accuracy, highly featured embedded Process, Voltage and Temperature (PVT) sensors on 28nm and FinFET, Moortec's IP enables SoC designs to be performance optimised and monitored on a per die basis.
Moortec have recently announced the availability of their Embedded Process Monitor on TSMC’s 16nm FinFET+ process. The process monitor provides the means for advanced node Integrated Circuit (IC) developers to detect the process variation of low-leakage 16nm core digital MOS devices. The Process Monitor can be used to enable a continuous Dynamic Voltage & Frequency Scaling (DVFS) optimisation system, monitor manufacturing variations on and if required, across chip, gate delay measurements, critical path analysis, critical voltage analysis and also monitor silicon ‘ageing’.
Moortec also received the 2016 TSMC Open Innovation Platform Partner of the Year Award for the New IP category. The award was presented during a ceremony at this year’s TSMC North America OIP Ecosystem Forum which took place in September in San Jose, California.
About Moortec
Established in 2005, Moortec provide in-chip monitors and sensors, such as embedded Process Monitors (P), Voltage Monitors (V) and Temperature Sensors (T). Moortec’s PVT monitoring IP products enhance the performance and reliability of today’s Integrated Circuit (silicon chip) designs. Having a track record of delivery to tier-1 semiconductor and product companies, Moortec provide a quick and efficient path to market for customer products and innovations.
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- 2025 TSMC OIP Ecosystem Forum Highlights Aion Silicon’s Leadership in Advanced SoC Design
- Analog Bits Adds New Power and Energy Management IP Blocks Proven on TSMC N2P and N3P Processes at TSMC 2025 OIP Ecosystem Forum
- Innosilicon to Showcase High-Speed Interface IP and Advanced SoC Solutions at the 2025 TSMC OIP Ecosystem Forum
- ASICLAND Joins 2025 TSMC OIP Forum, Expanding Its Role in the Global Semiconductor Ecosystem
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers