ARM exec touts IP reuse at ISSCC
Nicolas Mokhoff, EE Times
(02/05/2008 11:35 AM EST)
SAN FRANCISCO — The chief technology officer of intellectual property behemoth ARM Ltd. tried to convince hardware circuit designers gathered here that they should take software IP more seriously as the chip industry matures.
ARM CTO Mike Muller claimed in a keynote address at the International Solid State Circuits Conference here that silicon scaling has stopped delivering performance improvements. Muller said this is a side effect of density scaling, "which is driving the industry towards deeper application understanding and domain-specific architectures."
(02/05/2008 11:35 AM EST)
SAN FRANCISCO — The chief technology officer of intellectual property behemoth ARM Ltd. tried to convince hardware circuit designers gathered here that they should take software IP more seriously as the chip industry matures.
ARM CTO Mike Muller claimed in a keynote address at the International Solid State Circuits Conference here that silicon scaling has stopped delivering performance improvements. Muller said this is a side effect of density scaling, "which is driving the industry towards deeper application understanding and domain-specific architectures."
To read the full article, click here
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- TES Launches 3.3 V CAN Transceiver IP for Single‑Chip Solutions
- CAST Introduces Microsecond Channel Controller IP Core for Automotive Power and Sensor Interfaces
- Qualitas Semiconductor Signs First ASIL-B-Compliant MIPI Sub-system IP Agreement for Autonomous ADAS SoC
- DI3CM-HCI, A High-Performance MIPI I3C Host Controller IP Core for Next-Generation Embedded Designs
Latest News
- ASYGN Revolutionizes Ultra-Low-Power Embedded AI with Its ColibryNPU Microcontroller
- Tampere University Joins OpenTitan Coalition to Advance RISC-V SoC Security and Open-Source Silicon Research
- Kandou AI to Open India Chip Design Headquarters in Hyderabad
- CAST Expands Functional Safety IP Line with ASIL B Ready SENT/SAE J2716 Receiver Core
- SkyeChip Advances Custom Interface IP Engagement with Cerebras for Wafer-Scale AI Platforms