QuickLogic Announces Contract for High Density eFPGA Hard IP Optimized for Intel 18A
SAN JOSE, Calif., March 17, 2026 -- QuickLogic Corporation (NASDAQ: QUIK), a leading developer of embedded FPGA (eFPGA) Hard IP and User Tools, and ruggedized discrete FPGAs, announced today a mid-6-figure contract to implement recently developed architectural enhancements for its eFPGA Hard IP in a new customer ASIC based on Intel 18A technology. These enhancements that lower power consumption, increase performance and reduce the silicon area (PPA) required for high-density eFPGA cores are extensible to all advanced fabrication nodes.
"QuickLogic is committed to working closely with its lead customers to identify and implement improvements that are essential to our mutual success," said Andy Jaros, VP of IP Sales at QuickLogic. "With the significant PPA improvements we developed under contract in 2025, QuickLogic is very well positioned to address requirements for very high density eFPGA cores in ASICs and SoCs as well as large discrete FPGA requirements. We believe this and our improved ability to address cost-sensitive applications, significantly broadens the scope of the markets and use-cases we can address."
For more information on QuickLogic's customized eFPGA solutions, including commercial, ruggedized and radiation hardened versions, email: info@quicklogic.com.
Explore eFPGA IP:
Related Semiconductor IP
- Radiation-Hardened eFPGA
- eFPGA Hard IP Generator
- eFPGA IP — Flexible Reconfigurable Logic Acceleration Core
- eFPGA Soft IP
- eFPGA on GlobalFoundries GF12LPP
Related News
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- QuickLogic Announces New Seven-Figure FPGA Hard IP Contract
- QuickLogic Unveils Next-Generation eFPGA Hard IP for GlobalFoundries 12LP
- Faraday Announces Plans to Develop Arm-based 64-core SoC on Intel 18A Technology
Latest News
- Marvell, Microsoft and Oracle Establish OCP Working Group to Standardize Data Center Hardware Security
- At GAITA, PUFsecurity Shows How PUFrt and PUF-Based HSMs Give Agentic and Physical AI a Verifiable Root of Trust
- QuickLogic Secures Six-Figure eFPGA IP Contract for Automotive Industrial SoC
- Faraday Powers Intelligent Sensing with New 14nm MIPI C/D Combo PHY IP
- Cadence Wins Five 2026 TSMC OIP Partner of the Year Awards