IP providers cast wary eye on TSMC
Mark LaPedus, EE Times
(04/23/2007 9:00 AM EDT)
San Jose, Calif. — Taiwan Semiconductor Manufacturing Co. Ltd. is quietly but aggressively laboring to broaden its portfolios of internally developed semiconductor intellectual property and "proven" third-party IP. That has some observers asking whether the company is migrating to a more ASIC-like business model--and whether third-party IP vendors should be concerned about the foundry giant's competitive ambitions.
Executives at TSMC (Hsinchu, Taiwan) assert that the goal of the IP moves is to advance TSMC's pure-play foundry business. This week, the company will announce the addition of Impinj Inc. (Seattle) to its Active Accuracy Assurance program, formerly called IP-9000, which verifies third-party IP as "silicon proven" in the foundry provider's own fabs. The program may be designed to boost customer confidence that a verified piece of IP is free of the quality and manufacturing problems that have plagued some cores in system-on-chip designs.
At the same time, TSMC is beefing up its in-house IP activities. With little or no fanfare, its has expanded its hard-IP portfolio and libraries in A/D and D/A converters, memory compilers, phase-locked loops, standard cells and specialty I/O.
"I'm very worried about the channel conflicts" between TSMC's IP and the third-party IP houses in the marketplace, lamented one semiconductor IP vendor, who also expressed envy of the foundry giant's vast resources.
Over the past five years, TSMC has spent $100 million on R&D for its own design blocks and IP, president and CEO Rick Tsai said at the company's recent conference in San Jose.
The vast majority of IP houses are small operations that, combined, could not approach that total, observers said.
(04/23/2007 9:00 AM EDT)
San Jose, Calif. — Taiwan Semiconductor Manufacturing Co. Ltd. is quietly but aggressively laboring to broaden its portfolios of internally developed semiconductor intellectual property and "proven" third-party IP. That has some observers asking whether the company is migrating to a more ASIC-like business model--and whether third-party IP vendors should be concerned about the foundry giant's competitive ambitions.
Executives at TSMC (Hsinchu, Taiwan) assert that the goal of the IP moves is to advance TSMC's pure-play foundry business. This week, the company will announce the addition of Impinj Inc. (Seattle) to its Active Accuracy Assurance program, formerly called IP-9000, which verifies third-party IP as "silicon proven" in the foundry provider's own fabs. The program may be designed to boost customer confidence that a verified piece of IP is free of the quality and manufacturing problems that have plagued some cores in system-on-chip designs.
At the same time, TSMC is beefing up its in-house IP activities. With little or no fanfare, its has expanded its hard-IP portfolio and libraries in A/D and D/A converters, memory compilers, phase-locked loops, standard cells and specialty I/O.
"I'm very worried about the channel conflicts" between TSMC's IP and the third-party IP houses in the marketplace, lamented one semiconductor IP vendor, who also expressed envy of the foundry giant's vast resources.
Over the past five years, TSMC has spent $100 million on R&D for its own design blocks and IP, president and CEO Rick Tsai said at the company's recent conference in San Jose.
The vast majority of IP houses are small operations that, combined, could not approach that total, observers said.
To read the full article, click here
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- Two chip execs cast wary eye on China boom
- Alphawave Semi Achieves 2025 TSMC OIP Partner of the Year Award for High-Speed SerDes IP
- Sofics Tapes Out Test Chip on TSMC 4nm Process with Novel ESD IP and Low-Power 1.8V and 3.3V GPIO Solutions
- CAST Simplifies RISC-V Embedded Processor IP Adoption with New Catalyst Program
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer