IP Cores, Inc. Obtains FIPS 197 Certification for AES1-32E IP Core
Palo Alto, California -- October 18, 2006 -- IP Cores, Inc. has obtained the Federal Information Processing Standards Publication 197 (FIPS 197) certification for its AES IP core, AES1-32E. National Institute of Standards and Technology (NIST) certificate number for AES1-32E is 450.
"Whenever requested by our customers, we submit our cores for NIST FIPS certification," said Dmitri Varsanofiev, CTO of IP Cores. "The FIPS 197 certification of our cores makes it easier for our customers to obtain the NIST certifications for their designs using the cores."
FIPS-197 Certification for AES Crypto Core
Federal Information Processing Standards Publication 197 (FIPS 197) is the US Government specification for the Advanced Encryption Standard (AES). NIST has set up a validation program for the AES implementations that includes passing the Advanced Encryption Standard Algorithm Validation Suite (AESAVS) in a NIST National Voluntary Laboratory Accreditation Program (NVLAP) accredited Cryptographic Module Testing (CMT) laboratory.
If a customer desires to have the core certified, IP Cores can submit the particular version of the core to a CMT for FIPS 197 certification and obtain the certification typically in few weeks. IP Cores also sells as an option a Verilog-based AESAVS test bench. This test bench reads and writes the files in the formats used by AESAVS and can be used to certify the designs based on the core.
AES1-32E is a part of IP Cores’ fast-growing portfolio of AES-based security IP cores. Cores are available in multiple configurations to meet specific SoC throughput, power, and gate count goals. For more information about IP Cores’ product line, please visit www.ipcores.com.
About IP Cores, Inc.
IP Cores is a rapidly growing company in the field of security IP cores. Founded 2 years ago, the company provides IP cores to protect communications, storage and intellectual property.
"Whenever requested by our customers, we submit our cores for NIST FIPS certification," said Dmitri Varsanofiev, CTO of IP Cores. "The FIPS 197 certification of our cores makes it easier for our customers to obtain the NIST certifications for their designs using the cores."
FIPS-197 Certification for AES Crypto Core
Federal Information Processing Standards Publication 197 (FIPS 197) is the US Government specification for the Advanced Encryption Standard (AES). NIST has set up a validation program for the AES implementations that includes passing the Advanced Encryption Standard Algorithm Validation Suite (AESAVS) in a NIST National Voluntary Laboratory Accreditation Program (NVLAP) accredited Cryptographic Module Testing (CMT) laboratory.
If a customer desires to have the core certified, IP Cores can submit the particular version of the core to a CMT for FIPS 197 certification and obtain the certification typically in few weeks. IP Cores also sells as an option a Verilog-based AESAVS test bench. This test bench reads and writes the files in the formats used by AESAVS and can be used to certify the designs based on the core.
AES1-32E is a part of IP Cores’ fast-growing portfolio of AES-based security IP cores. Cores are available in multiple configurations to meet specific SoC throughput, power, and gate count goals. For more information about IP Cores’ product line, please visit www.ipcores.com.
About IP Cores, Inc.
IP Cores is a rapidly growing company in the field of security IP cores. Founded 2 years ago, the company provides IP cores to protect communications, storage and intellectual property.
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- DCD-SEMI Brings Full ASIL-D Functional Safety to Entire Automotive IP Cores Portfolio
- Arasan acheives the Industry's First ASIL-D Certification for its CAN XL IP Core
- Creonic Updates Doppler Channel IP Core with Extended Frequency Band and Sampling Range
- Kerala Positions Design and IP at Core of Chip Strategy
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer