IP And FinFETs At Advanced Nodes
Ed Sperling, Semiconductor Engineering
July 10th, 2014
Semiconductor Engineering sat down to discuss IP and finFETs at advanced nodes with Bernard Murphy, CTO of Atrenta; Warren Savage, president and CEO of IPextreme; Aveek Sarkar, vice president of engineering and product support at Ansys-Apache; Randy Smith, vice president of marketing at Sonics. What follows are excerpts of that conversation.
Related Semiconductor IP
- CXL Controller With HPC Features (Spec Version 3.0 and Above)
- AP Memory VHM Controller
- High-performance, commercial-grade RISC-V CPU Core IP
- SWI3S Verification IP
- Secure Boot Loader
Related News
- Muse Semiconductor and True Circuits Announce New IP Access Program Offering High-quality PLLs to Universities at Low Cost
- Andes Technology Unveils Next-Generation AI Solutions: AndesAIRE™ AnDLA™ I370 v2.0 and NN SDK v1.2.0 for Advanced ViT, VLM, and SLM at the Edge
- Movellus Brings Power Optimization IP to Samsung Electronics’ Advanced Nodes
- IP And FinFETs At Advanced Nodes - Part 2
Latest News
- Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications
- Synopsys Updates CXL IP Portfolio for AI-Era Infrastructure
- BrainChip Launches Symphony Community Akida Bundle For IBM’s Workload Management Solution
- StarIC Appoints Dr. Masum Hossain as Chief Technology Officer
- Andes Technology Empowers RISC-V Developers with Its New Streamlined IDE, RVBuilder