Compute intensive apps to drive innovation in IP technology
Anne-Francoise Pele, EETimes
(12/06/2007 5:19 PM EST)
GRENOBLE - With consumer demand for low power, high performances and low prices, the design of mobile multimedia products moves towards system-level approaches. In a panel at the IP 07 Conference this week in Grenoble, France, Gagan Gupta, senior director of product marketing, ARC International plc (Elstree, England), looked to the next chapter in intellectual property (IP) and where IP suppliers will enable innovation.
Looking back in 1994, Gupta said the challenge was to enable integration into SoCs with design practices, timing analysis and testability. "At that time, the Moore's Law inhibited the creation of low-cost SoCs, because increasing complexity results in high design costs," noted Gupta. The IP industry was born on the back of this fact.
(12/06/2007 5:19 PM EST)
GRENOBLE - With consumer demand for low power, high performances and low prices, the design of mobile multimedia products moves towards system-level approaches. In a panel at the IP 07 Conference this week in Grenoble, France, Gagan Gupta, senior director of product marketing, ARC International plc (Elstree, England), looked to the next chapter in intellectual property (IP) and where IP suppliers will enable innovation.
Looking back in 1994, Gupta said the challenge was to enable integration into SoCs with design practices, timing analysis and testability. "At that time, the Moore's Law inhibited the creation of low-cost SoCs, because increasing complexity results in high design costs," noted Gupta. The IP industry was born on the back of this fact.
To read the full article, click here
Related Semiconductor IP
- UALink 200G v1.0 Verification IP
- CCSDS SCCC Demapper and Turbo Decoder
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
Related News
- eMemory Recognized with TSMC Open Innovation Platform® (OIP) Partner of the Year Award for IP Solutions
- Arteris Network-on-Chip IP Deployed in Renesas’ Next-Gen R-Car Automotive Technology
- TES offers a High-Frequency Synthesizer and Clock Generator IP for X-FAB XT018 - 0.18µm BCD-on-SOI technology
- OPENEDGES Advances Commercialization of LPDDR6/5X Memory Subsystem IP, Targeting Next-Generation AI and HPC Markets
Latest News
- Marvell, Microsoft and Oracle Establish OCP Working Group to Standardize Data Center Hardware Security
- At GAITA, PUFsecurity Shows How PUFrt and PUF-Based HSMs Give Agentic and Physical AI a Verifiable Root of Trust
- QuickLogic Secures Six-Figure eFPGA IP Contract for Automotive Industrial SoC
- Faraday Powers Intelligent Sensing with New 14nm MIPI C/D Combo PHY IP
- Cadence Wins Five 2026 TSMC OIP Partner of the Year Awards