Compute intensive apps to drive innovation in IP technology
Anne-Francoise Pele, EETimes
(12/06/2007 5:19 PM EST)
GRENOBLE - With consumer demand for low power, high performances and low prices, the design of mobile multimedia products moves towards system-level approaches. In a panel at the IP 07 Conference this week in Grenoble, France, Gagan Gupta, senior director of product marketing, ARC International plc (Elstree, England), looked to the next chapter in intellectual property (IP) and where IP suppliers will enable innovation.
Looking back in 1994, Gupta said the challenge was to enable integration into SoCs with design practices, timing analysis and testability. "At that time, the Moore's Law inhibited the creation of low-cost SoCs, because increasing complexity results in high design costs," noted Gupta. The IP industry was born on the back of this fact.
(12/06/2007 5:19 PM EST)
GRENOBLE - With consumer demand for low power, high performances and low prices, the design of mobile multimedia products moves towards system-level approaches. In a panel at the IP 07 Conference this week in Grenoble, France, Gagan Gupta, senior director of product marketing, ARC International plc (Elstree, England), looked to the next chapter in intellectual property (IP) and where IP suppliers will enable innovation.
Looking back in 1994, Gupta said the challenge was to enable integration into SoCs with design practices, timing analysis and testability. "At that time, the Moore's Law inhibited the creation of low-cost SoCs, because increasing complexity results in high design costs," noted Gupta. The IP industry was born on the back of this fact.
To read the full article, click here
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- Cadence Tapes Out UCIe IP Solution at 64G Speeds on TSMC N3P Technology
- LTSCT and Andes Technology Sign Strategic IP Licensing Master Agreement to accelerate RISC-V Based Advanced Semiconductor Solutions
- Microchip Expands PolarFire® FPGA Smart Embedded Video Ecosystem with New SDI IP Cores and Quad CoaXPress™ Bridge Kit
- LPDDR6 Has Arrived ! Innosilicon Technology Delivers LPDDR6 Subsystem IP to Leading Clients
Latest News
- ASYGN Revolutionizes Ultra-Low-Power Embedded AI with Its ColibryNPU Microcontroller
- Tampere University Joins OpenTitan Coalition to Advance RISC-V SoC Security and Open-Source Silicon Research
- Kandou AI to Open India Chip Design Headquarters in Hyderabad
- CAST Expands Functional Safety IP Line with ASIL B Ready SENT/SAE J2716 Receiver Core
- SkyeChip Advances Custom Interface IP Engagement with Cerebras for Wafer-Scale AI Platforms