Gennum Acquires IP Provider ASIC Architect
Accelerates Company's New Product Development and Broadens IP Offering
BURLINGTON, ONTARIO -- Jul 28, 2008 -- Gennum Corporation today announced it has acquired ASIC Architect, Inc., a leading developer of high-speed controller intellectual property (IP) based in Santa Clara, California. This acquisition accelerates Gennum's new analog and mixed-signal product introductions and complements its existing Snowbush IP
offering, which currently consists of advanced physical layer (PHY) IP cores for high-speed data communications. With offices in Silicon Valley and India, ASIC Architect augments Gennum's global design expertise and expands its IP engineering team.
The combination of ASIC Architect controller and bridge IP cores and the Gennum Snowbush IP PHY cores provides a complete high-speed interconnect solution for today's system-on-a-chip (SoC) applications. Additionally, with added controller IP and embedded system expertise, Gennum can more quickly deliver new, highly-integrated products to capitalize on high-growth consumer connectivity markets, while further securing market leadership in its traditional video and data communication segments.
"Gennum remains committed to broadening its IP offerings and maintaining its technology leadership position," said Ewald Liess, General Manager of Snowbush IP. "By adding ASIC Architect's expertise and IP cores to our portfolio, we can deliver a more comprehensive suite of solutions. This enables our customers to accelerate their development efforts and achieve quicker time-to-market with new products."
Expanding IP Portfolio with Controllers, Bridges Enables Integrated Subsystem Solutions
ASIC Architect is focused on accelerating chip-level integration and enabling customers to achieve first-pass silicon success with IP products and solution cores built around PCI Express®, (PCIe), Serial Advanced Technology Attachment (SATA), double data rate (DDR) memory controllers and Advanced Microcontroller Bus Architecture (AMBA®) AHB(TM)/AXI(TM) interconnect. The offering complements Snowbush IP's physical layer (PHY) IP cores for high-speed data communications and video applications, including standards-based, such as, and high-performance, non-standard analog cores, such as high-speed, and power management circuits.
"ASIC Architect has long been committed to providing the industry's most advanced IP solutions and, with this acquisition, we believe we can accelerate new IP core development to broaden the offerings for our joint customers," said Kishore Mishra, president and CEO of ASIC Architect. "We look forward to joining Gennum's world-class design team."
ASIC Architect will immediately become part of the Snowbush IP team, which is headquartered in Toronto, Ontario, and will maintain its Santa Clara, California and Bhubaneswar, Orissa, India offices. These offices will enable Gennum to attract additional design talent and expand the company's presence in other global regions.
About Gennum
Gennum Corporation designs innovative semiconductor solutions and intellectual property (IP) cores for the world's most advanced consumer connectivity, enterprise, video broadcast and data communications products. Leveraging the company's proven optical, analog and mixed-signal products and IP, Gennum enables multimedia and data communications products to send and receive information without compromising the signal integrity. An award-winner for advances in high definition (HD) broadcasting, Gennum is headquartered in Burlington, Canada, and has global design, research and development and sales offices in Canada, Mexico, Japan, Korea, Germany, United States, Taiwan, India and the United Kingdom. www.gennum.com.
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- Nano Labs Launches FPU3.0 ASIC Design Architecture with 3D DRAM Stacking for AI and Blockchain Innovation
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology
- Distinguished microprocessor architect, Keith Diefendorff, joins ARC Cores in research role
- Xilinx Design Services Helps Architect Industry's First 10 GBPS Fibre Channel Technology
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers