Distinguished microprocessor architect, Keith Diefendorff, joins ARC Cores in research role
Distinguished microprocessor architect, Keith Diefendorff, joins ARC Cores in research role
Diefendorff began his career in 1975 at Texas Instruments, where he designed systems, processors, and integrated circuits for minicomputers and AI workstations. He has an MSEE from the University of Akron and is a member of the IEEE and the Computer Society. He has over 25 years of industry experience as a microprocessor architect and holds seven U.S. patents. Before joining MDR two years ago, Diefendorff was a distinguished scientist and the director of microprocessor architecture at Apple Computer, where he was the architect of the AltiVec multimedia extensions to the PowerPC. Diefendorff joined Apple in 1996 from NexGen/AMD, where he was director of technical strategy for x86-compatible microprocessors.
Prior to NexGen, Diefendorff was a senior member of the technical staff in Motorola's RISC division in Austin. Diefendorff was on the negotiating team that created the PowerPC partnership with Apple and IBM; he lead the definition of the PowerPC architecture for Motorola, and served as Motorola?s chief PowerPC architect. He originally joined Motorola in 1988 as chief architect of the 88110 RISC microprocessor.
ARC Cores is a trademark of ARC International (UK) Limited. All other brands or product names are the property of their respective holders.
Related Semiconductor IP
- Zigbee Transceiver PHY
- Data Flow Architecture IP
- AMBA SPI Controller MRAM Controller
- Ethernet MAC
- Protocol Bridges
Related News
- Sondrel explains the vital coordinating role of Systems Architects
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- Phison Selects Andes RISC-V Cores for its First aiDAPTIV+ AI Solution, Marking a Major Milestone in AI Architecture
- Menta Contributes to the Successful Completion of the European Processor Initiative and Confirms its Role in Shaping Future Computing Architectures