VMETRO simplifies development of embedded DSP systems with FPGA development kit
July 22, 2008 -- Today VMETRO announced the FusionXF FPGA development kit. FusionXF is targeted at reducing the design time and optimizing the performance of complex FPGA and PowerPC processing systems. It aids customers in the development of their FPGA algorithms and logic for VMETRO’s customer-programmable FPGA products. While FusionXF is very useful for a single FPGA design, it is invaluable in larger embedded real-time DSP system designs where there is a need to integrate and move data between multiple distributed FPGAs and processors.
FusionXF includes FPGA HDL functions, software APIs, drivers, utilities, example designs, and documentation to simplify the task of integrating FPGAs into an embedded real-time DSP system design. It provides the building blocks to build a fully functional FPGA design that a customer can easily integrate their FPGA algorithms and logic into. Additionally, FusionXF enables the control and utilization of FPGA resources from PowerPC processors and efficient data streaming within a single FPGA and between processors and FPGAs in a system. With the core functionality and glue logic to create a fully functional FPGA design provided by FusionXF, valuable project time can be spent implementing application specific functionality, e.g., optimizing computational algorithms.
Developers can integrate the VMETRO developed FusionXF functions directly into their application or modify the HDL and software libraries, drivers, and example designs to fit their unique need. FusionXF is designed to consume minimum FPGA logic and resources. Only the HDL functions required by the customer’s application need to be included in an FPGA design leaving the maximum amount of FPGA resources available for the user’s algorithms and logic. FusionXF is currently supported on VMETRO’s VPF2 (VXS) and HPE640 (VPX) hybrid PowerPC and FPGA boards, FPE650 quad-FPGA VPX board, and AD1500 and AD3000 A/D XMC/PMC modules.
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related News
- QuickLogic Announces Orders for Strategic Radiation Hardened FPGA Development Kit
- Microchip's Low-Cost PolarFire® SoC Discovery Kit Makes RISC-V and FPGA Design More Accessible for a Wider Range of Embedded Engineers
- intoPIX Unveils Latest JPEG XS FPGA Cores with Nextera-Adeas ST2110/IPMX, Streamlining IPMX Development at NAB Show
- Microchip Expands PolarFire® FPGA Smart Embedded Video Ecosystem with New SDI IP Cores and Quad CoaXPress™ Bridge Kit
Latest News
- Cadence Wins Five 2026 TSMC OIP Partner of the Year Awards
- Lattice Delivers Industry-First PQC-Enabled Platform Firmware Resilience for AI Infrastructure with Lattice Sentry Solution Stack
- AI agents are changing what CPU performance means
- intoPIX to Demonstrate JPEG XS, IPMX and SMPTE ST 2110 Solutions at NAB Show New York 2026
- GF unveils roadmap to deliver the world’s most advanced FD-SOI platform for Physical AI