Fabless Business Model Not Working, Say CEOs
The fabless semiconductor business model is dysfunctional, and can only be got to work again if there are some significant technical breakthroughs, according to a number of company chief executives.
“The current way of doing things is broken. Innovation is stalled, and the cost of customization is prohibitive. It will cost $50 million to develop a 65nm chip,” Ronnie Vasishta, CEO of Israeli firm eASIC, told the recent IFF2005 conference.
Related Semiconductor IP
- CXS c/d/Lite Verification IP
- USB OTG 2.0 with xHCI Verification IP
- DDR5 RDIMM Verification IP
- FlexRay Verification IP
- UCIe 3.0 Verification IP
Related News
- Fabless Companies Need Fab Links, Say Conference Speakers
- Panelists question fabless model viability
- New semi model: fabless and designless
- Intel exec says fabless model "collapsing"
Latest News
- Siemens’ Tessent ecosystem enables direct test pattern execution via PCIe and USB
- Qualcomm Statement on Trial Verdict Win
- ForwardEdge ASIC Announces UCIe 3.0 IP Solution to Accelerate Next-Generation Chiplet-Based ASIC Innovation
- Arm welcomes favorable jury verdict in Qualcomm litigation
- Marvell, Microsoft and Oracle Establish OCP Working Group to Standardize Data Center Hardware Security