New semi model: fabless and designless
Junko Yoshida, EETimes
3/7/2011 10:58 AM EST
Two approaches are competing for control of the semiconductor design process and supply chain.
One model, forged by Apple, is well known and involves tight control over these processes. The other is less well known, and involves smaller companies like media tablet specialist Velocity Micro and its partner, Chinese CPU vendor Ingenic Semiconductor. Using Ingenic’s embedded processor, Micro Velocity claims it sold “nearly 1 million” tablets last year.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- Panelists question fabless model viability
- Intel exec says fabless model "collapsing"
- Is China's fabless model sustainable?
- New Fabless Semiconductor Company, Ambric, Inc., Brings on Jerry Ardizzone, Former President of ARM USA as VP of Sales
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers