New semi model: fabless and designless
Junko Yoshida, EETimes
3/7/2011 10:58 AM EST
One model, forged by Apple, is well known and involves tight control over these processes. The other is less well known, and involves smaller companies like media tablet specialist Velocity Micro and its partner, Chinese CPU vendor Ingenic Semiconductor. Using Ingenic’s embedded processor, Micro Velocity claims it sold “nearly 1 million” tablets last year.
To read the full article, click here
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related News
- Panelists question fabless model viability
- Intel exec says fabless model "collapsing"
- Is China's fabless model sustainable?
- SEMIFIVE Secures USD 52 Million AI Accelerator Contract with U.S. Fabless Company, Validating End-to-End ASIC Model in North America
Latest News
- GF unveils roadmap to deliver the world’s most advanced FD-SOI platform for Physical AI
- GlobalFoundries marks Dresden expansion milestone, announces next-generation platform for Physical AI
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools