New semi model: fabless and designless
Junko Yoshida, EETimes
3/7/2011 10:58 AM EST
Two approaches are competing for control of the semiconductor design process and supply chain.
One model, forged by Apple, is well known and involves tight control over these processes. The other is less well known, and involves smaller companies like media tablet specialist Velocity Micro and its partner, Chinese CPU vendor Ingenic Semiconductor. Using Ingenic’s embedded processor, Micro Velocity claims it sold “nearly 1 million” tablets last year.
To read the full article, click here
Related Semiconductor IP
- MIL-STD-1553 Controller IP
- UFS 5.x Device IP
- UCIe 3.x Controller IP
- Ethernet 800G PCS IP
- CHI to UCIe Bridge IP
Related News
- Panelists question fabless model viability
- Intel exec says fabless model "collapsing"
- Is China's fabless model sustainable?
- Fabless firms outpace IDMs in costs, gross margins
Latest News
- StarFive and LECARC Forge Partnership to Co-Develop RISC-V Server CPUs and Seize New Opportunities in the Agentic AI Era
- ASICLAND Selected as SK hynix’s Partner for Next-Gen eSSD Development, Establishing a ‘K-Semiconductor Win-Win’ Model
- onsemi to Acquire Synaptics to Enable the Next Generation of Intelligent Systems for Physical AI
- EdgeAI Licensed Andes Technology CPU IP to Power Next-Generation Edge AI Neuromorphic Solution
- Jim Keller: ‘AI Still Obeys the Old Laws of Compute’