Panelists question fabless model viability
Anne-Francoise Pele, EETimes
(12/04/2009 5:40 AM EST)
GRENOBLE — Is fabless still fabulous? In a panel session at the IP-ESC 2009 Conference this week in Grenoble, France, panelists discussed the evolution of semiconductor business models and confronted views on whether the fabless model is dead or alive and kicking.
The semiconductor business model has evolved, from the IDM model to pure-play foundry, fabless and IP provider, design services business models. Many of these models are undergoing severe issues. "We are talking of a disaggregation of the full model," said Paul Slaby, president and CEO of Kaben Wireless Silicon Inc., wondering what is coming next.
Paul Slaby, president and CEO of Kaben Wireless Silicon Inc., proposed a break-up of the fabless model. "Time has come to break it down into pieces and get to a semi-fabless model."
This model consists of a development organization —IP-based design house, outsourced R&D operation, strength in specialized R&D and product development capabilities— and a delivery organization —product-to-market with a sales channel and outsourced product delivery with an infrastructure and a pipeline to market.
To read the full article, click here
Related Semiconductor IP
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
Related News
- New semi model: fabless and designless
- Intel exec says fabless model "collapsing"
- Is China's fabless model sustainable?
- Fabless firms outpace IDMs in costs, gross margins
Latest News
- POLYN Technology Announces Tapeout of Automotive Chip
- QuickLogic Establishes New Banking Relationship and Secures $10 Million Revolving Credit Facility
- TES is extending its PMU IP portfolio for X-FAB’s XT018 - 0.18µm BCD-on-SOI technology.
- RF Front-End Modules & Components IP Trends – Q1 2026 Monitoring Release
- IC Manage Advances GDP-AI for Custom IC Design with Virtuoso