Intel exec says fabless model "collapsing"
Rick Merritt, EETimes
4/24/2012 1:10 PM EDT
SAN FRANCISCO – It’s the beginning of the end for the fabless model according to Mark Bohr, the man I think of as Mr. Process Technology at Intel.
Bohr claims TSMC’s recent announcement it will serve just one flavor of 20 nm process technology is an admission of failure. The Taiwan fab giant apparently cannot make at its next major node the kind of 3-D transistors needed mitigate leakage current, Bohr said.
“Qualcomm won’t be able to use that [20 nm] process,” Bohr told me in an impromptu discussion at yesterday’s press event where Intel announced its Ivy Bridge CPUs made in its tri-gate 22 nm process. “The foundry model is collapsing,” he told me.
To read the full article, click here
Related Semiconductor IP
- UMC 55nm ULP 3.3V Temperature Sensor
- High-Throughput Multi-Channel DMA Controller
- Configurable Multi-Channel DMA Controller
- Fixed-Channel Multi-Channel DMA Controller
- Verification IP for MIPI SoundWire
Related News
- Panelists question fabless model viability
- New semi model: fabless and designless
- Is China's fabless model sustainable?
- SEMIFIVE Secures USD 52 Million AI Accelerator Contract with U.S. Fabless Company, Validating End-to-End ASIC Model in North America
Latest News
- Macnica SLVS-EC IP Brings Sony’s New IMX742 Sensor to Single-Use Endoscope Designs
- Arm Comments on Jury Decision in Qualcomm Trial
- Alliance for Open Media Sees Rapid AV2 Adoption Across the Video Ecosystem Just Four Months After Release
- Rambus and ChipAgents Collaborate to Accelerate Chip Design with Agentic AI
- Server CPU Shipments Projected to Grow Over 40% YoY in 2027, with Arm-Based Products Continuing to Gain Market Share