Intel exec says fabless model "collapsing"
Rick Merritt, EETimes
4/24/2012 1:10 PM EDT
SAN FRANCISCO – It’s the beginning of the end for the fabless model according to Mark Bohr, the man I think of as Mr. Process Technology at Intel.
Bohr claims TSMC’s recent announcement it will serve just one flavor of 20 nm process technology is an admission of failure. The Taiwan fab giant apparently cannot make at its next major node the kind of 3-D transistors needed mitigate leakage current, Bohr said.
“Qualcomm won’t be able to use that [20 nm] process,” Bohr told me in an impromptu discussion at yesterday’s press event where Intel announced its Ivy Bridge CPUs made in its tri-gate 22 nm process. “The foundry model is collapsing,” he told me.
To read the full article, click here
Related Semiconductor IP
- 100G TCP/IP Hardware Stack
- UCIe IP Core
- GDDR6 Controller
- PCIe Gen 6 IP Core
- Protocol-Neutral Custom Fabric
Related News
- Panelists question fabless model viability
- New semi model: fabless and designless
- Is China's fabless model sustainable?
- New Fabless Semiconductor Company, Ambric, Inc., Brings on Jerry Ardizzone, Former President of ARM USA as VP of Sales
Latest News
- Intel Foundry and ASML Collaborate to Accelerate Industry Readiness for High NA EUV
- CAST Introduces 100 Gbps TCP/IP Hardware Stack IP Core for High-Performance ASIC and FPGA Designs
- ASML and TSMC Announce Initiative to Pioneer Industry Transition to Large-Format Photomasks for High NA EUV
- Arm brings the ecosystem together to build and define the next phase of physical AI
- Arm introduces new AI-native compute platform built for agentic AI and mobile graphics