eInfochips Launches Physical Design Services - Addresses Entire Chip Design Cycle
SANTA CLARA, Calif., April 6 -- eInfochips announced that it will provide physical design services together with its existing portfolio of front-end design & verification services. The company's service offering now runs the entire gamut of RTL-to-GDSII designs to provide customers with spec to silicon solutions.
The physical design services package covers library quality analysis, logic synthesis, DFT, floor planning, power estimation, silicon virtual proto-typing and cluster based CTS/ optimization to ensure that most critical blocks meet requirements for performance, area and power, and top level integration to smoothly combine the blocks.
The eInfochips team has expertise in layout design using both Magma and Cadence tool chains, and is now poised for onsite/ offshore projects. It has rich experience in designs ranging from Digital Video Processors and Communication Controllers to Interface Controllers and processor based SoC layout. The company is in partnership talks with several foundries for providing ASIC Libraries and back-end services directly to their customers.
"This step was required to become a true, value-added Spec to Silicon Company. We can now address the Physical Design requirements of our customers, who would much rather get the entire service cycle under one roof. Our engineers are all set to work on multi-million gate designs of multiple clock domains on latest technologies such as 0.18/ 0.13u and 90nm. We are geared to provide state of the art design services to the industry," said Bala Mullur, Area Sales Director (East Coast, USA) at eInfochips.
About eInfochips
eInfochips Inc., based in Santa Clara, is a leading provider of ASIC design services, Embedded systems solutions and IP cores. Their capabilities extend from Specification to Silicon, with knowledge spanning ASIC/SoC Design and verification, automated verification methodologies using HVL, eVC development, physical layout & implementation, firmware development, DSP hardware & algorithms and board design. The company's India and US design centers have delivered SoC and Embedded solutions to a variety of customers thus increasing their cost-effectiveness, reducing their time-to-market and growing their market strength. A partial list of customers includes Broadcom, LSI Logic, Cisco, Sun Microsystems, Philips, IDEO, Northrup Grumman. Web site: http://www.einfochips.com/
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- Cadence to Acquire Hexagon’s Design & Engineering Business, Accelerating Expansion in Physical AI and System Design and Analysis
- Synopsys and GlobalFoundries Establish Pilot Program to Bring Chip Design and Manufacturing to University Classrooms
- SmartSoC Solutions Partners with Cortus to Advance Chip Design and Manufacturing for SIM Cards, Smart Cards, Banking Cards, and E-Passports in India
- Sofics joins GlobalFoundries’ GlobalSolutions Ecosystem to Enhance Chip Robustness, Performance and Design Efficiency
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer