Could Apple's A6 be a 'big-little' processor?
Peter Clarke, EETimes
(9/21/2012 8:21 AM EDT)
In these days of processor optimization packages (POPs) the lines are becoming blurred. Even if a company had taken an architectural license it might make sense to take a proven design as a starting point and then deviate from it for design purposes. There may also a lot more advantage to be achieved by innovating at a higher, or indeed lower, level of abstraction.
To read the full article, click here
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related News
- Apple’s processor cadence: A pending stutter-step for improved long-term edge inference?
- Report: Samsung ramping Apple's A6 chip
- The A6: Apple's SoC Design Team Finally Gets Serious
- 2014 Semiconductor Growth could be Double 2013 Rate
Latest News
- GF unveils roadmap to deliver the world’s most advanced FD-SOI platform for Physical AI
- GlobalFoundries marks Dresden expansion milestone, announces next-generation platform for Physical AI
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools