The A6: Apple's SoC Design Team Finally Gets Serious
Brian Dipert, EDN
September 19, 2012
Perhaps the most interesting aspect of Apple's iPhone 5, unveiled last Wednesday, isn't the information that the company disclosed at the launch event itself but what's subsequently come to light in the last few days.
After all, courtesy of the notoriously porous and China-dominant supplier and manufacturing subcontractor network that Apple uses to assemble its various devices, we already knew most of what the company told us last Wednesday:
- A larger and higher-pixel-count screen, which would likely prompt some sort of graphics core upgrade beyond that in the A5 SoC found in the iPhone 4S (with both handsets' displays of the "Retina" high pixel density flavor)
- A slightly thinner form factor than that of the iPhone 4, due in part to the ability to "spread" the battery across a larger amount of system real estate (see bigger screen mention above) and in part to the use of in-cell (versus on-cell) touchscreen display technology
- A more svelte and lower-pincount system interface (see thinner form factor mention above), and
- LTE 4G cellular capabilities
But left tantalizingly unexplained, in typical Apple fashion, were the specifics of the new ARM-based A6 SoC found in the iPhone 5. All that we were told last Wednesday was that the A6 delivered up to twice the CPU and GPU performance of the A5, while consuming less power (peak? standby? average? How much?) and with a 22% smaller die size than the A5.
To read the full article, click here
Related Semiconductor IP
- Dual Channel 8b D/A Converter - TSMC T40ULP
- Dual Channel 12b D/A Converter - TSMC T40ULP+ESF3
- 8bit D/A Converter - TSMC 22nm ULP
- 12bit 2MSps A/D Converter - TSMC T22ULP
- TSMC 2nm 1V2 GPIO
Related News
- Aion Silicon Joins Intel Foundry Accelerator Value Chain Alliance to Design and Deliver Best-in-Class ASIC and SOC Solutions
- 2025 TSMC OIP Ecosystem Forum Highlights Aion Silicon’s Leadership in Advanced SoC Design
- Andes and Arculus System Collaborate to Integrate iPROfiler™ into AndeSysC, Expanding Virtual Platform Support for RISC-V SoC Design
- Aion Silicon Expands Barcelona Design Center to Meet Surging Demand for ASIC and SoC Solutions
Latest News
- Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications
- Synopsys Updates CXL IP Portfolio for AI-Era Infrastructure
- BrainChip Launches Symphony Community Akida Bundle For IBM’s Workload Management Solution
- StarIC Appoints Dr. Masum Hossain as Chief Technology Officer
- Andes Technology Empowers RISC-V Developers with Its New Streamlined IDE, RVBuilder