Costs Dog PCIe Speed Gains
Distances issues drive design changes
6/14/2018 00:01 AM EDT
SAN JOSE, Calif. — Engineers are coming to grips with how much they are willing to pay for the new speeds PCI Express 4.0 and 5.0 will deliver — and who will get the money. In the end, its likely to be a mix of board makers for premium materials, chip makers for retimers, connector and cable makers for new kinds of channels and tooling shops for new mechanical designs.
“Speed costs money, so as we go to higher signaling rates we will see how much people are willing to pay for it and how,” said Michael Krause, an interconnect expert at Hewlett Packard Enterprise.
To read the full article, click here
Related Semiconductor IP
- PCIe PHY and controller solution
- PCIe Controller
- PCIe 4.0 Controller
- PCIe 6.0 PHY, SS SF2A x4 1.2V, N/S for Automotive, ASIL B Random, AEC-Q100 Grade 2
- PCIe PHY
Related News
- USB 3.0/ PCIe 2.0/ SATA 3.0 Combo PHY IP cores with Superfast speed and High-power efficiency for lag-less data processing is Silicon Proven and available in 8nm LPP for licensing
- Avery Design Partners with S2C to Bring PCIe 6.0 and LPDDR5 and HBM3 Speed Adapters to FPGA prototyping solutions for Data Center and AI/ML SoC Validation
- PCIe 5.0 & PCIe 4.0 PHYs and Controller IP Cores are available for immediate licensing to maximize your Interface speed for complex SoCs
- Accelerate Innovation: Harnessing the Speed of Tomorrow with PCIe Gen 4 PHY and Controller IP Cores
Latest News
- Semidynamics and SiPearl Announce Strategic Cooperation to Develop EU-Sovereign Rack-Scale AI Compute Platform
- Arm delivers record-breaking quarter and full-year results
- SEMIFIVE and ICY Tech Achieve Successful Tape-out of 8nm eMRAM-Based Edge AI SoC, Targeting First Commercialization in Asia
- QuickLogic to Showcase EOS™ S3 and eFPGA Solutions at Sensors Converge
- Rambus Introduces PCIe® 7.0 Switch IP with Time Division Multiplexing for Scalable AI and Data Center Infrastructure