China's Tsinghua Launches DRAM Unit
By Dylan McGrath, EETimes
July 2, 2019
The new memory unit is led by CEO Charles Kao, chairman of Inotera Memories and former president of Nanya Technology, both of which make DRAM. Kao is also chairman of Yangtze Memory Technology (YMTC), another Tsinghua Unigroup venture attempting to produce NAND flash memory.
To read the full article, click here
Related Semiconductor IP
- Low Latency DRAM Memory Model
- Low Latency DRAM Synthesizable Transactor
- Hardware link (de)compression IP for die-to-die, chip-to-chip, and DRAM interfaces
- DDR2-PHY command/address block for DRAM chip, BOAC ; UMC 90nm SP/RVT Low-K Logic Process
- SMIC 65nm LL DDR3/DDR2/LPDDR2 COMBO interface for DRAM application
Related News
- UMC retreats from China DRAM venture, Report says
- Intel ASIC unit to focus on comms chips and is building a network of third-party intellectual-property suppliers to support the effort
- Philips Semi, Cadence's Tality unit team up in Bluetooth solutions
- LSI Logic Licenses Synthesizable ARM926EJ-S Core With a Memory Management Unit and Java Support
Latest News
- Silvaco Announces Partnership with Dassault Systèmes to Advance First-Time-Right Semiconductor Manufacturing
- Socionext Broadens SoC Roadmap with Intel 18A-P Process Technology
- BrainChip and Neuromorphyx Announce an AKD1500 Embedded Developer Board, Bringing Neuromorphic AI to the Embedded Engineering Community
- M31 Reports Nearly Fourfold Growth in Advanced-Node Royalties as Long-Term Investments Begin to Bear Fruit
- Andes Technology’s D23-SE RISC-V Processor Achieves ISO 26262 ASIL‑B and ASIL‑D Certification for Functional Safety Applications