CEO Interview: Andes' Cores For IoT Suit Europe
Peter Clarke, Analog Editor, EE Times Europe
3/31/2016 10:53 PM EDT
EE Times Europe interviewed Frankwell Jyh-Ming Lin, CEO of Andes Technology Corp. (Hsinchu, Taiwan), a licensor of a range of 32bit processor cores as intellectual property (IP), and asked how the company is planning to address the European market.
Founded in 2005 to develop and license its own architecture of low-power processor cores and associated development tools, Andes is still privately held but has received significant minority investment from fabless chip company MediaTek Inc. (Hsinchu,Taiwan). MediaTek is also a licensee.
Although Andes may not be well known in Europe it has achieved design wins in numerous wireless connectivity chips and touchscreen controllers and Andes IP has shipped in more than a billion chips to date. Having started in southeast Asia before ramping commercial activities in the United States, Lin now reckons the suitability of the company's AndeStar architecture for low-power nodes in the Internet of Things (IoT) makes it a good fit for European developers.
To read the full article, click here
Related Semiconductor IP
- 32-bit CPU IP core - ISO 26262 Automotive Functional Safety Compliant
- Compact High-Speed 32-bit CPU Core with Level-2 Cache
- Compact High-Speed 32-bit CPU Core with MemBoost and PMA
- Compact High-Speed 32-bit CPU Core with DSP
- Compact High-Speed 32-bit CPU Core
Related News
- Phison Selects Andes RISC-V Cores for its First aiDAPTIV+ AI Solution, Marking a Major Milestone in AI Architecture
- 10xEngineers and Andes Enable High-Performance AI Compilation for RISC-V AX46MPV Cores
- CEO interview: S3 Semi ready for custom opportunity
- CEO interview: Flex Logix' Geoff Tate on licensing FPGA
Latest News
- Global Semiconductor Sales Increase 25% from Q4 2025 to Q1 2026
- Tord Larsson-Steen appointed new CEO of Shortlink
- GUC Collaborate with Wiwynn to Advance Silicon-to-System Infrastructure for Next-Generation Hyperscale AI
- Two Weebit Nano product customers tape-out; one already demonstrating a functional prototype
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap