Cassia Proposes ‘Better Math’ for AI Efficiency
By Sally Ward-Foxton, EETimes | October 1, 2025
Startup Cassia wants to ‘do math better’ by approximating mathematical functions and implementing these approximations in smaller, more power efficient hardware IP for AI acceleration.
The idea began as a spare time project for Cassia founder and CEO James Tandon after he came across scientific papers from another group that discussed the accuracy loss associated with approximating certain math functions rather than quantizing (reducing numerical precision, which reduces prediction accuracy).
To read the full article, click here
Related Semiconductor IP
- AI Processor Accelerator
- Powerful AI processor
- Dataflow AI Processor IP
- Scalable Edge NPU IP for Generative AI
- AI inference processor IP
Related News
- Rambus Introduces PCIe® 7.0 Switch IP with Time Division Multiplexing for Scalable AI and Data Center Infrastructure
- CAST Licenses TCP/IP Hardware Stack Core for Keysight FieldFox Handheld Spectrum Analyzers
- SkyeChip Advances Custom Interface IP Engagement with Cerebras for Wafer-Scale AI Platforms
- Aldec Introduces Hardware Assisted RTL Simulation Acceleration for Microchip FPGA Designs
Latest News
- SEMIFIVE Accelerates Growth with 97% YoY Revenue Surge in H1 2026, Powered by ASIC Turnkey, Mass Production, and IP
- Andes Technology has shut down Condor Computing
- TIER IV joins JST’s Next-Generation Edge AI Semiconductor R&D Program to open-source AI chip designs for autonomous driving
- BrainChip Partners With Orama.AOI For AI-Fueled Defect Detection
- PUFsecurity, subsidiary of eMemory, Advances Hardware-anchored Trust for AI Infrastructure at OCP APAC 2026