Cassia Proposes ‘Better Math’ for AI Efficiency
By Sally Ward-Foxton, EETimes | October 1, 2025
Startup Cassia wants to ‘do math better’ by approximating mathematical functions and implementing these approximations in smaller, more power efficient hardware IP for AI acceleration.
The idea began as a spare time project for Cassia founder and CEO James Tandon after he came across scientific papers from another group that discussed the accuracy loss associated with approximating certain math functions rather than quantizing (reducing numerical precision, which reduces prediction accuracy).
To read the full article, click here
Related Semiconductor IP
- Dataflow AI Processor IP
- AI Processor Accelerator
- Powerful AI processor
- AI DSA Processor - 9-Stage Pipeline, Dual-issue
- High-performance AI dataflow processor with scalable vector compute capabilities
Related News
- Omni Design Technologies Advances 200G-Class Co-Packaged Optics IP Portfolio for Next-Generation AI Infrastructure
- Faraday Broadens IP Offerings on UMC’s 14nm Process for Edge AI and Consumer Markets
- Rambus Sets New Benchmark for AI Memory Performance with Industry-Leading HBM4E Controller IP
- CAST Introduces 400 Gbps UDP/IP Hardware Stack IP Core for High-Performance ASIC Designs
Latest News
- SEMI Reports Worldwide Silicon Wafer Shipments Increase 13% Year-on-Year in Q1 2026
- POLYN Technology Announces Tapeout of Automotive Chip
- QuickLogic Establishes New Banking Relationship and Secures $10 Million Revolving Credit Facility
- TES is extending its PMU IP portfolio for X-FAB’s XT018 - 0.18µm BCD-on-SOI technology.
- RF Front-End Modules & Components IP Trends – Q1 2026 Monitoring Release