Cadence Enables Validation and Verification of PCIe 3.0 Designs with New SpeedBridge Adapter
SAN JOSE, Calif., 29 Jul 2013-- Providing designers with an important tool to validate and verify their PCI Express (PCIe) designs, Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced a new SpeedBridge® Adapter for PCIe 3.0. This new adapter provides easy bring-up and fast debug of PCIe-based designs when used with a Cadence® Palladium® Verification Computing Platform, and is backwards compatible with PCIe 2.0-, 1.1- and 1.0a-based designs. The SpeedBridge Adapter for PCIe 3.0 reduces time to market and system risk for complex designs by providing high-speed interaction with real-world traffic in a pre-silicon environment running production-level software drivers and an OS.
The SpeedBridge Adapter is designed for pre-silicon RTL and integration of PCIe-based ASICs and systems-on-chip (SoCs) and allows system emulation under real-world operating conditions. The adapter verifies emulated PCIe 3.0 designs with the actual ASIC or SoC software and hardware, driver and application development, and runs with existing software and software test programs or analyzer.
âIncreasingly, designers are faced with a difficult balancing act of managing increasing design complexities and shrinking time-to-market windows,â said Christopher Tice, corporate vice president, Hardware System Verification, System and Software Realization Group at Cadence. âPCIe 3.0 has increased complexity levels including higher data transfer rates (8 gigatransfers per second), backwards compatibility requirements, and different standards for equalization. In order to prevent costly re-spins and time-to-market delays, it is imperative for designers to perform complete system verification under complex real-world conditions with high fidelity full-speed interfaces.â
The Cadence SpeedBridge Adapter for PCIe 3.0 is currently shipping. For more information, click here.
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of todayâs integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available here.
Related Semiconductor IP
- 8b-10b Verification IP
- Intel® Arria® 10 and Intel® Cyclone® 10 PCIe Hard IP
- Virtex-7 FPGA Gen3 Integrated Block for PCI Express (PCIe)
- USB 3.0 and PCIe 2.0 Combo PHY
- Samsung 28nm FDSOI USB3.0 and PCIE2 combo PHY
Related News
- Cadence Subsystem for PCIe 6.0 Architecture Achieves First-Pass PCI Express Specification Compliance
- PLDA Announces Integration of their PCIe 3.0 Controller IP into Kazan Networks' NVMe Over Fabric Fuji ASIC, Providing a Dramatic Increase in Scalability and Flexibility for Storage Applications
- USB 3.0/ PCIe 3.0/ SATA 3.0 Combo PHY IP Cores for High Bandwidth, Low Power data communication in PCs, Mobiles, SSDs, and other Multimedia Devices.
- USB 3.0/ PCIe 2.0/ SATA 3.0 Combo PHY IP cores with Superfast speed and High-power efficiency for lag-less data processing is Silicon Proven and available in 8nm LPP for licensing
Latest News
- GF unveils roadmap to deliver the world’s most advanced FD-SOI platform for Physical AI
- GlobalFoundries marks Dresden expansion milestone, announces next-generation platform for Physical AI
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools