Asiczen Releases its SMBus Verification IP
November 14, 2016 -- Asiczen Technologies announces the release of its UVM based SMBUS verification IP. azSMB is a UVM based verification component (UVC) that can be used by IP and SOC makers to test their System Management Bus (SMB) interface design effectively and quickly.
This easy-to-use UVC can be easily integrated to any UVM based environment and can be used to generate a variety of scenario without much effort. The System Management Bus (abbreviated to SMBus or SMB) is a single-ended simple two-wire bus for the purpose of lightweight communication.
Most commonly it is found in computer motherboards for communication with the power source for ON/OFF instructions. It is derived from I2C for communication with low-bandwidth devices on a motherboard.
Related Semiconductor IP
- DC-DC Split-Pi Boost-Buck Converter
- Deep learning accelerator
- MIL-STD-1553 Controller IP
- UFS 5.x Device IP
- UCIe 3.x Controller IP
Related News
- Asiczen Releases its APB Verification IP
- Asiczen Releases its CAN Verification IP
- Siemens collaborates with GlobalFoundries to provide trusted silicon photonics verification
- NSITEXE Selects ImperasDV for Automotive Quality RISC-V Processor Functional Design Verification
Latest News
- Chipsolve Technologies Appoints Balaji Kanigicherla as Chairman of the Board
- OXMIQ Raises $35 Million to Scale OxCore™ Architecture
- SOC-E successfully showcases Time-Sensitive Networking (TSN) application for NGWS/FCAS Remote Carrier (Pillar 3)
- Xiphera Strengthens Its Presence in Japan with the Appointment of Yasuhiro Okumura as Country Manager
- TES offers a new DC-DC Split-Pi Boost-Buck Converter IP in X-FAB XT018-0.18µm BCD-on-SOI CMOS