Asiczen Releases its SMBus Verification IP
November 14, 2016 -- Asiczen Technologies announces the release of its UVM based SMBUS verification IP. azSMB is a UVM based verification component (UVC) that can be used by IP and SOC makers to test their System Management Bus (SMB) interface design effectively and quickly.
This easy-to-use UVC can be easily integrated to any UVM based environment and can be used to generate a variety of scenario without much effort. The System Management Bus (abbreviated to SMBus or SMB) is a single-ended simple two-wire bus for the purpose of lightweight communication.
Most commonly it is found in computer motherboards for communication with the power source for ON/OFF instructions. It is derived from I2C for communication with low-bandwidth devices on a motherboard.
Related Semiconductor IP
- AP Memory VHM Controller
- High-performance, commercial-grade RISC-V CPU Core IP
- SWI3S Verification IP
- Secure Boot Loader
- Memory Subsystem
Related News
- Asiczen Releases its APB Verification IP
- Asiczen Releases its CAN Verification IP
- NSITEXE Selects ImperasDV for Automotive Quality RISC-V Processor Functional Design Verification
- Cadence Accelerates Industrial, Automotive, Hyperscale Data Center, and Mobile SoC Verification with Expanded VIP and System VIP Portfolio
Latest News
- StarIC Appoints Dr. Masum Hossain as Chief Technology Officer
- Andes Technology Empowers RISC-V Developers with Its New Streamlined IDE, RVBuilder
- High-Performance Standalone MJPEG IP ‘WAVE-J’ by Chips&Media Widely Adopted Across Diverse Applications
- Andes Condor Closure Came Amid Broader Cost-Cutting Effort
- proteanTecs Unveils Advanced Packaging Solutions to Improve Yield, Performance, and Reliability of Multi-Die Systems