ARC readies energy saving cores
John Walko, EE Times
(12/05/2007 10:23 AM EST)
SANTA CLARA, Calif --- ARC International is readying a range of cores, dubbed Energy PRO, that adds active power management capability to its line-up of IP cores. The cores come validated with Cadence Low Power Solution and Common Power Format (CPF) through a partnership between the ARC, Cadence and Virage.
Full details of the cores are due to be revealed later this month but at briefings ahead of ARC's ConfigCon held here, the company said the integrated hardware/software technology and associated design methodology can provide up to four times or more reduction in energy reduction.
Focused on portable applications Energy PRO works with ARChitect, ARC's processor configuration tool, to capture the power design intent of a custom configured ARC processor cores. Then tight coupling with the Cadence Encounter IC Design Platform and low-power logic libraries from ARC partners support a designer's power intent throughout the entire SoC design flow.
The company said a version for the UPF flow is in the works, but would not specify when that would be available.
The key hardware elements implemented include straight-forward clock gating, power shutdown modes, and dynamic voltage and frequency scaling techniques.
(12/05/2007 10:23 AM EST)
SANTA CLARA, Calif --- ARC International is readying a range of cores, dubbed Energy PRO, that adds active power management capability to its line-up of IP cores. The cores come validated with Cadence Low Power Solution and Common Power Format (CPF) through a partnership between the ARC, Cadence and Virage.
Full details of the cores are due to be revealed later this month but at briefings ahead of ARC's ConfigCon held here, the company said the integrated hardware/software technology and associated design methodology can provide up to four times or more reduction in energy reduction.
Focused on portable applications Energy PRO works with ARChitect, ARC's processor configuration tool, to capture the power design intent of a custom configured ARC processor cores. Then tight coupling with the Cadence Encounter IC Design Platform and low-power logic libraries from ARC partners support a designer's power intent throughout the entire SoC design flow.
The company said a version for the UPF flow is in the works, but would not specify when that would be available.
The key hardware elements implemented include straight-forward clock gating, power shutdown modes, and dynamic voltage and frequency scaling techniques.
To read the full article, click here
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- ICE-P3 EPU Integrates Temperature-Compensated Voltage And Frequency Control For Maximum Energy Savings
- LogicVision Introduces Fastest Silicon Debug Saving Development Time and Resource Costs
- Fast and Saving SoC Design Solution- Socle Structured ASIC Platform Design
Latest News
- ASYGN Revolutionizes Ultra-Low-Power Embedded AI with Its ColibryNPU Microcontroller
- Tampere University Joins OpenTitan Coalition to Advance RISC-V SoC Security and Open-Source Silicon Research
- Kandou AI to Open India Chip Design Headquarters in Hyderabad
- CAST Expands Functional Safety IP Line with ASIL B Ready SENT/SAE J2716 Receiver Core
- SkyeChip Advances Custom Interface IP Engagement with Cerebras for Wafer-Scale AI Platforms