Fast and Saving SoC Design Solution- Socle Structured ASIC Platform Design
Taipei, Taiwan. Apr. 26th, 2006 - Socle announced Structured ASIC SoC Platform Design Service couple days ago. Through this design method, customer can change partial METAL mask only to program the Metal Programmable Block (MP Block) becoming the necessary component, memory, or I/O for ASIC design. With Socle Structured ASIC platform, it can realize not only more cost-competitive ASIC by saving over 50% of NRE fee and risk, but also shorter time-to-market via cutting a half of design and production flow time. This excellent design way is quite suitable to various & fast changing market or series product – even for testing the market acceptance of product.
Socle launched two types of Structured ASIC design mode with standard or custom-made platform core. There are four self-developed SoC application platforms under standard mode using 32-bit ARM926EJ / ARM7EJ as core, which include “ARM9 / ARM7 SoC Platform”, “Media Platform” with MPEG4 Codec image processing function inside, and “SoC Connectivity Platform” with quick information transmitting function. It can meet customers’ high-level requirements for product function design and developing time with reasonable cost by combining the above platforms and MP Block of different design gate capacity. As to the custom-made platform core, customers may combine self-defined core design with MP Block defined by product difference to accomplish their own product. Then Socle will provide customers with Structured ASIC integration and production services.
Socle launched two types of Structured ASIC design mode with standard or custom-made platform core. There are four self-developed SoC application platforms under standard mode using 32-bit ARM926EJ / ARM7EJ as core, which include “ARM9 / ARM7 SoC Platform”, “Media Platform” with MPEG4 Codec image processing function inside, and “SoC Connectivity Platform” with quick information transmitting function. It can meet customers’ high-level requirements for product function design and developing time with reasonable cost by combining the above platforms and MP Block of different design gate capacity. As to the custom-made platform core, customers may combine self-defined core design with MP Block defined by product difference to accomplish their own product. Then Socle will provide customers with Structured ASIC integration and production services.
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- Aion Silicon Joins Intel Foundry Accelerator Value Chain Alliance to Design and Deliver Best-in-Class ASIC and SOC Solutions
- Andes and Arculus System Collaborate to Integrate iPROfiler™ into AndeSysC, Expanding Virtual Platform Support for RISC-V SoC Design
- Aion Silicon Expands Barcelona Design Center to Meet Surging Demand for ASIC and SoC Solutions
- ASIC Shift for High-Speed Computing: PGC’s Design Service Turnkey Platform Speeds Time-to-Market
Latest News
- ASYGN Revolutionizes Ultra-Low-Power Embedded AI with Its ColibryNPU Microcontroller
- Tampere University Joins OpenTitan Coalition to Advance RISC-V SoC Security and Open-Source Silicon Research
- Kandou AI to Open India Chip Design Headquarters in Hyderabad
- CAST Expands Functional Safety IP Line with ASIL B Ready SENT/SAE J2716 Receiver Core
- SkyeChip Advances Custom Interface IP Engagement with Cerebras for Wafer-Scale AI Platforms