DOLPHIN Integration completes its 65 nm Library with the AURIGA sROMet
Grenoble -- September 1, 2008 -- The launch of a new ROM architecture in advanced fabrication nodes is turning to a non-event because the memory becomes an invisible partaker in the area of any SoC of decent size. But the new sROMet AURIGA demonstrates an outstanding architectural property for a single metal programmable solution. Indeed it reuses the same architecture as its twin spRAM URANUS. Identically, it stars an LCL option for ultra Low Power Consumption and extremely Low Leakage, as well as a BCD option for the Best compromise of Power Consumption and Density Density, both for 65 nm and 90 nm LP processes.
Three issues were at stake for positioning such advanced products most professionally.
-
The memory business for decades was focused on speed and density so as to make embedded memories competitive against external DRAMs. Already games were being played with respect to professionalism by specifying explicitly neither the "Read Margins", nor the high dependency of fabrication yield on their sizing. Dolphin Integration has reacted by making explicit and reasonable the choices of Read Margin.
-
Then came the time when centralized embedded memories were exploded into scattered SRAMs of lesser size, while the emphasis had to be put on a diversity of optimizations including the growing concern for low power consumption, either dynamic, or static or both. New games could then be played with respect to professionalism by not spelling-out the operating conditions, but Dolphin Integration has in the meantime published explicit benchmarks of modes, types and access frequencies.
-
A new consideration has become prevalent for the business of silicon design libraries: SoC integrators now expect an offering for a complete set of Standard Cells, RAMs and ROMs, consistent in terms of the performance mix between Power-Consumption, Area, Speed and Leakage.
This is why AURIGA provides the final touch to the recent launches of the Standard Cell Library SESAME BTF (for Back-Tracking Freedom) and of the URANUS spRAM.
About Dolphin
Dolphin Integration is up to their charter as the most adaptive creator in Microelectronics to "enable mixed signal Systems-on-Chip", with a quality management stimulating reactivity for innovation.
Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components, resilient to noise and drastic for low power-consumption, together with engineering assistance and product evolutions customized to their needs.
Related Semiconductor IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
- AXI5-Stream to/from AXI4-Stream Bridges
- APB5 to APB4 bridge
- UALink PHY + Controller
Related News
- DOLPHIN Integration releases a ROM in 65 nm with Ultra high density and ultra low leakage
- Texas Instruments and Continental collaborate to deliver first 65 nm safety ARM Cortex microcontroller used in advanced automotive safety applications
- Availability of Dolphin Integration's TSMC-sponsored ROM at the 130 nm BCD 5 V process
- Dolphin Integration offers first standard cell library to enable a leakage reduction of 1/350 at 65 and 55 nm
Latest News
- CAST Expands Functional Safety IP Line with ASIL B Ready SENT/SAE J2716 Receiver Core
- SkyeChip Advances Custom Interface IP Engagement with Cerebras for Wafer-Scale AI Platforms
- SEALSQ and GlobalFoundries Partner to Accelerate Post-Quantum Cryptography and Quantum Computing Technologies
- Arteris Announces Collaboration with IC-Link by imec to Accelerate Next-Gen AI and HPC Silicon
- SambaNova Completes First Close of $1B Financing at $11B Valuation