Will 14nm Yield?
If I had a nickel for every time I heard the term “FinFET” at the 2013 SNUG (Synopsys User Group) Conference I could buy a dozen Venti Carmel Frappuccinos at Starbucks (my daughter’s favorite treat). In the keynote, Aart de Geus said FinFET 14 times and posed the question: Will FinFETs Yield at 14nm? So that was my mission, ask everybody I see if FinFETs will yield at 14nm.
Given that Synopsys owns the TCAD market, Aart certainly knows what is yielding and where. Ever the businessman, Aart then segued into a pitch for the Synopsys Yield Explorer product which is a staple at 20nm. At the Press event following the keynote Aart mentioned lithography challenges and doping. In the hallway Co-CEO Chi-Foon Chan mentioned parasitic extraction challenges and process variation was mentioned multiple times by some of the 3,000 or so attendees. No real consensus could be had because in the words of one conference attendee, “We just don’t know what we don’t know." Hard to argue with that. An Intel person also told me over lunch that yielding 3D transistors at 14nm will be a new challenge, even after successfully yielding at 22nm.
To read the full article, click here
Related Semiconductor IP
- Adaptive Voltage Scaling (AVS) Bus Target IP
- Adaptive Voltage Scaling (AVS) Bus Host Controller
- NoC Interconnect IP Generator
- Over-Voltage Lockout (OVLO) IP
- Verification IP for Universal Chiplet Interconnect Express (UCIe) up to 3.0
Related Blogs
- EUV Will Not be Ready For 14nm, says Imec President...
- Blogging from Taiwan: TSMC and 40nm Yield
- TSMC 40nm Yield Explained!
- TSMC Restrictive Design Rules and 32/28nm Yield
Latest Blogs
- Building the engine behind Arm’s silicon shift
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects